An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise

Yasumi NAKAMURA(a), Student Member, Makoto TAKAMIYA†, and Takayasu SAKURAI†, Members

SUMMARY An on-chip power supply noise canceller with higher voltage supply and switching transistor is proposed and the effectiveness of the canceller is experimentally verified. The noise canceller is effective for nano-second order noise caused by circuit wake-up or step increase of frequency in frequency hopping. The principle of the noise canceller is to reduce the current flowing through the supply line of $V_{DD}$ by injecting additional current from the higher voltage supply, so that the voltage drop across the $V_{DD}$ supply line is reduced. As additional current flow from higher supply, switching transistor has to be turned off not to increase the power consumption. With turn-off time of $2L/R$, this current can be turned off without inducting another droop due to the increase of current flowing through the power supply line. The measurement shows the canceller reduces 68% of the noise with load circuit equivalent to 530 k logic gates in 90-nm CMOS with 9% wire overhead, 1.5% area overhead, and 3% power overhead at 50 k wake-ups/s. Compared to passive noise reduction, proposed noise canceller reduces power supply noise by 64% without wire overhead and to achieve same noise reduction with passive method, 77 times more $C$ or 45 times less $L$ is required. Too large switching transistor results in saturated noise reduction effect and higher power consumption. A rule-of-thumb is to set the on-resistance to supply 100% of load current when turned-on.

key words: power integrity, power gating, wake-up, dynamic voltage and frequency scaling, noise canceller

1. Introduction

System-on-a-Chip (SoC) and System-in-a-Package (SiP) have become major integration technologies in recent years. They have various types of circuit blocks like MPU, DRAM, SRAM, ROM, logic and analog circuits on a chip or in a package. These blocks often employ recent low power VLSI design such as power gating, clock gating, and dynamic voltage and frequency scaling (DVFS), which generate rapid and large change of the power supply current at the moment of the wake-up from the sleep mode to the active mode. This current induces noise on the power supply line which is larger than IR-drop at steady state [1]–[5].

Fig. 1 shows a schematic figure of power supply line noise in power-gated circuit. Since there is inductance and resistance between external $V_{DD}$ and $V_{DD}$ of logic circuit and capacitance between internal $V_{DD}$ and $V_{SS}$, when the power switch is turned on, sudden increase of current induces voltage noise. This voltage droop slows down the operation speed of logic circuits for 10 s to several 100 s of clock cycles. If there is only one power domain, this is not a problem because the logic circuit can be kept waiting until $V_{DD}$ settles. Though, in more realistic configuration with multiple power domains as shown in Fig. 2, this noise becomes a problem. In this case, when an “aggressor” block wakes up, neighboring “victim” blocks suffer from reduced supply voltage and causes malfunction, which makes it difficult to effectively sleep/wake-up circuit blocks at high frequency.

To quantitatively analyze this noise, the power supply line can be approximated as $R$ and $L$ as shown in Fig. 3. $C$ represents all the capacitance connected to the power supply node, including additional decoupling capacitor. $I$ represents the load current. $V_{DD\text{INT}}$ is the effective power supply voltage with which the logic circuit works. The load current at wake-up is modeled as a step current of $I_0$. This step current induces a transitional noise caused by $L$ and $C$ to $V_{DD\text{INT}}$. Assuming $R \ll 1 \Omega$ and neglecting damping effect, the minimum voltage of $V_{DD\text{INT}}$ can be approximated as

$$V_{DD\text{INT,min}} \approx V_{DD} - RL_0 - \sqrt{\frac{L}{C}} I_0 \quad \text{(1)}$$

The third term, $-\sqrt{\frac{L}{C}} I_0$, is the most significant noise.
when the circuit wakes up. From Eq. (1), less $L$, more $C$, or less $I_0$ can reduce this noise. Reducing $L$ is equivalent to allocate more I/O pads for the power supply. This is difficult since 3 times more pads are required to reduce the noise to 50% and power supply already occupies large portion of the pads. Increasing $C$ is also difficult since large decoupling capacitor is already added to the design, and adding more decoupling capacitor directly increase the chip cost. There are some techniques to increase virtual decoupling capacitance [6]–[8], though they are based on amplifier or comparator which consumes not negligible standby power. The final possibility, decreasing $I_0$ is to wake-up slowly dividing into several steps of $I_0$ [9]. Since it takes several intervals ($\sim 2\pi \sqrt{LC}$) for $V_{DDINT}$ to settle, this approach results in slower wake-up.

In this paper, a technique to reduce the transition noise with the aid of higher voltage supply to reduce $I_0$ is proposed [10] and the effectiveness is verified through experiments. In Sect. 2, the basic concept of the noise canceller is introduced followed by the implementation of the noise canceller in Sect. 3. Sections 4 and 5 are dedicated for design considerations and conclusions.

2. Basic Concept of the Noise Cancellor

Figure 4 shows the basic concept of the noise canceller. The transistor labeled $M_{INJECT}$ and power supply $V_{DDH}$ which are added to the $V_{DDINT}$ node reduces power supply noise. The circuit configuration and schematic waveforms of $V_{DDINT}$ and $I$ with and without noise canceller are shown in Fig. 5. Neglecting the current supplied from $C_{DECOUPLING}$, as shown in Fig. 5(a), without noise canceller all the load current $I$ is supplied through the impedance of power supply lines, namely $Z_{VDD}$ and $Z_{VSS}$. Step increase of $I$ induces noise of $\left( R + \sqrt{L} \right) I_0$ as mentioned in Sect. 1. Fig. 5(b) shows the waveforms of $V_{DDINT}$, $V_{DDINT}$, $I_{VDD}$, and $I_{VDDH}$ with canceller. Detailed switch timing will be explained in Sect. 4. When the logic circuit wakes up, the PMOS switch between $V_{DDINT}$ and $V_{DDINT}$ is also turned on to pull up $V_{DDINT}$. Since $I = I_{VDD} + I_{VDDH}$ and $I_{VDD} = I - I_{VDDH}$ which means $I_{VDD}$ is reduced as is the right figure of Fig. 5(b) and this reduces the noise $V_{DD} - V_{DDINT} = Z_{VDD} \times I_{VDD}$. Though $V_{DDINT}$ has a large noise, the capacitance between $V_{DDINT}$ and $V_{DDINT}$ is much smaller (parasitic only) than $C_{DECOUPLING}$, and consequently this noise does not affect $V_{DDINT}$.

The noise canceller requires an extra power supply line for $V_{DDH}$, though this line can be much smaller than the $V_{DD}$ supply since the voltage drop across $Z_{VDD}$ can be as large as $V_{DDH} - V_{DD} + V_{DS,SW}$, where $V_{DS,SW}$ is the minimum drain-source voltage of the $M_{INJECT}$ transistor to supply $I_{VDDH}$.

In order to quantitatively discuss the noise reduction by the canceller, let us introduce the following four parameters: a high voltage factor $\alpha$, a higher voltage supply impedance factor $\beta$, a ground impedance factor $g$, and a noise reduction factor $\gamma$. Figure 4 also shows parameters $\alpha$, $\beta$, $g$.

The noise reduction factor $\gamma$ is defined as:

$$\gamma = \frac{(V_{DD} - V_{LOCAL,min})/w/c canceller}{(V_{DD} - V_{LOCAL,min})/w/o canceller}$$

where $V_{LOCAL} = V_{DDINT} - V_{SSINT}$ and $V_{LOCAL,min}$ is the minimum of $V_{LOCAL}$. (2)

Assuming $V_{min} = V_{DD} - (1 + g)Z_{VDD}I$ without canceller, with canceller $I_{VDDH}$ and new $I_{VDD}$, namely $I'_{VDD}$, can be written as:

$$I'_{VDD} = \frac{\alpha V_{DD} + Z_{VDD}I'_{VDD}}{\beta Z_{VDD}}$$

(3)

$$I'_{VDD} + I_{VDDH} = I$$

(4)

From Eqs. (3) and (4), $I'_{VDD}$ is
\[ I'_{VDD} = \frac{\beta}{1 + \beta} I - \frac{\alpha}{1 + \beta} Z_{VDD} \]

Thus, \( V_{\text{min}} = (1 + \frac{\alpha}{1 + \beta}) V_{DD} - (\frac{\beta}{1 + \beta} + g) Z_{VDD} I \)

\[ \gamma = \frac{g}{1 + g} \left( \frac{1}{1 + g} + (1 + \beta) - \frac{\alpha}{1 + (1 + \beta) \Delta} \right) \]

where \( \Delta = V_{DD} - V_{\text{min}} \) without noise canceller. \( (5) \)

Figure 6 shows the noise reduction factor for typical parameters \( (g = 0.86, \Delta = 15\% ) \) with multiple \( \alpha \) and \( \beta \) based on Eq.(5). If \( \alpha = 1 \) (\( V_{DDH} = 2 V_{DD} \)), even if \( \beta \) is as large as 10, \( \gamma \sim 40\% \), which is better cancelling effect than \( \beta = 1 \) without high voltage. This means large noise reduction can be achieved even with small overhead for additional \( V_{DDH} \) supply line.

3. Simulation and Measurement Results

3.1 Circuit Topology

To verify the effectiveness of the noise canceller, a test chip with 530 k-gate equivalent dummy load is designed and manufactured.

Figure 7 shows the measured circuit in 90-nm 1 V CMOS. It uses normal \( V_{DD} \) (1.0 V) and higher \( V_{DDH} \), namely \( V_{DD} \). To confirm the proposed canceller can reduce the noise with small wire overhead, only 1 I/O pad is allocated to \( V_{DDH} \) while 5 are allocated to \( V_{DD} \) and 6 are allocated to \( V_{SS} \). This is \( a = 1, b = 5 \) configuration in Sect. 2.

As a noise source, NMOS switch M2 with on-current of 40 mA, and load capacitance and decoupling capacitance \( C_{\text{circ}} \) of 2 nF are implemented to emulate 530 k-gate logic circuit. This noise source is driven by external wake-up signal (Wake-up).

As a noise canceller, a PMOS switch M3 which supplies 32 mA of current from \( V_{DDH} \) to \( V_{DD} \) at steady state is implemented. M3 is controlled by external control signal, namely \( \Phi_{\text{WAKEUP}} \) to test various combinations with Wake-up signal. A \( V_{SS} \) \( V_{DDH} \) level shifter is also used so that \( V_{SS} \) to \( V_{DD} \) level Wake-up signal can be also used for \( \Phi_{\text{WAKEUP}} \), or the control signal can be generated on-chip without higher-\( V_{DD} \) tolerant transistors.

On-chip \( V_{DD} \) is monitored through source follower M1 with external oscilloscope.

All the transistors here are normal-\( V_{DD} \) tolerant transistors.

The level shifter implemented here is shown in Fig. 8. As shown in Fig. 8(a), this level shifter converts \( V_{SS} \) to \( V_{DD} \) level signal into \( V_{DDH} \) to \( V_{DD} \) level signal to control \( M_{\text{INJECT}} \). Figure 8(b) shows the schematic. The tail transistor is switched by the input signal and since the right-side transistor has larger width than the left-side one, \( V_{SWITCH} \) is pulled down to near \( V_{DD} \) to turn on the cancelling transistor. \( V_{SWITCH} \) is weakly pulled up to \( V_{DDH} \) to completely turn off the cancelling transistor when the tail transistor is off. \( V_{TH} \) drops of the two diode-connected PMOS are used to avoid below-\( V_{DD} \) \( V_{SWITCH} \) output. Figure 8(c) shows the gate-source and gate-drain voltage trajectories of the level shifter when 0 to 1.0 V pulse is applied to \( \Phi_{\text{WAKEUP}} \). This shows that all the transistors operate within their gate oxide tolerance.
3.2 Measurement Results

Figure 9 shows the measured waveforms of the power supply line with and without the noise canceller. Without noise canceller, the minimum voltage of $V_{DDINT} - V_{SSINT}$ during wake-up is about 0.84 V where the steady state voltage with IR-drop is 0.92 V. On the other hand, with proposed noise canceller, the minimum voltage is improved to about 0.89 V, which is 68% noise reduction and $\gamma = (1 - 0.89)/(1 - 0.84) = 0.69$.

A chip microphotograph of the fabricated test chip is shown in Fig. 10. Table 1 shows the specification of the test chip. The noise canceller area is 0.022 mm², while the noise source area is 0.21 mm². Since this noise source emulates logic circuits with NMOS switch, this current consumption is equivalent to 1.5 mm² of 2NAND. Thus the area overhead of the noise canceller can be as small as 1.5% of the load circuit.

4. Design Consideration

Improved control methodologies for proposed canceller are discussed in this section.

4.1 Turn-On Control

One straightforward method to control the cancelling transistor $M_{INJECT}$ is to compare $V_{DDINT}$ with a reference voltage $V_{REF}$ and turns on if $V_{DDINT} < V_{REF}$. This method has several problems. One is its stability. If $V_{DDINT}$ exceeds $V_{REF}\tau_d$ seconds after turning-on $M_{INJECT}$, this circuit will oscillate with the period of $\tau_d$. To avoid this oscillation, hysteresis with $V_{REFON}$ and $V_{REFOFF}$ can be used.

Another problem is the detection delay. Since the noise is relatively fast, turn-on delay of the canceller has a large impact on noise reduction. Figure 11 shows the simulated relationship between turn-on delay and noise cancelling effect, or $1 - \gamma$. Cancelling effect goes down to zero with 10 ns of delay. To turn-off the cancelling transistor, $V_{REF}$ must be lower than the steady state voltage, $V_{DD-R}$, whose delay is also shown in Fig. 11 as “Steady state voltage.” Here, noise cancelling effect is approximately $2/3$ of that without delay, and if dual $V_{REF}$ is used, the effect is further reduced.

To solve these problems, the transistor is turned on as soon as the circuit wakes up. In other words, in order to achieve the quickest turn-on, the transition of $V_{SWITCH}$ from $H$ to $L$ should be as sharp as possible. This method does not require a comparator, and is practical since the noise canceller can know when the circuit wakes up.

4.2 Turn-Off Control

After the first droop is cancelled by the proposed canceller, how should it be turned off? In a configuration where $I_{VDDH} = I$ and $I_{VDD} = 0$, if $M_{INJECT}$ is turned off as a step function, $I_{VDD}$ results in step increase of $I$, which induces same amount of noise without canceller. Thus, $M_{INJECT}$ has to be turned off slowly enough not to induce another noise.

Figure 12 shows the measured waveforms of $V_{DDINT} - V_{SSINT}$ for several turnoff slopes. $t_{OFF}$ is the time to turn

\[
\text{Table 1 Specification of the test chip.}
\begin{array}{|c|c|}
\hline
\text{Technology} & 90nm 1V CMOS \\
\hline
\text{Area} & \text{Canceller 0.022mm}^2 \\
\text{Noise source} & 0.21\text{mm}^2 \\
\text{Area overhead} & \sim 1.5\% \text{ \(\ast\) } \\
\text{(2NAND equivalent)} & \\
\hline
\end{array}
\]
off $M_{\text{INJECT}}$. A, B, C and D have $t_{\text{OFF}}$ of 0 ns, 20 ns, 40 ns, and 80 ns, respectively. A and B have 2nd noise which is larger than the cancelled noise, on the other hand, C and D has smaller 2nd noise. From this, it is shown that slower turn-off is necessary not to abandon cancelling effect.

To quantitatively analyze $t_{\text{OFF}}$, let us think of a simple model shown in Fig. 13. All power supply impedance is approximated as $L$ and $R$, and all circuit and decoupling capacitance is approximated as $C$. Because decrease of $I_{\text{VDDH}}$ is equivalent to increase of $I_{\text{VDD}}$, turn-off of $M_{\text{INJECT}}$ is modeled as increase of $I$. For simplicity, current of $I = I_0 (1 - e^{-kt})$ is used. In this model, the condition that transitional noise is smaller than IR-drop, or $V_{\text{DDINT}_{\text{MIN}}} \geq V_{\text{DD}} - R I_0$ is achieved when

$$k \leq \frac{R}{2L}.$$ 

Assuming the noise is determined by largest $dl/dt$, this condition can be written as

$$t_{\text{OFF}} \geq \frac{2L}{R}.$$ 

In the measured circuit, this value is around 60 ns. Figure 14 shows the measured $V_{\text{min}}$ for various $t_{\text{OFF}}$ and $t_{\text{ON}}$. As mentioned before, with $t_{\text{OFF}}$ of 0 ns, 2nd droop is larger than the cancelled noise in any $t_{\text{ON}}$. With $t_{\text{OFF}}$ of 40 ns and 80 ns, 2nd droop is smaller than the cancelled noise and if $t_{\text{ON}} > 10$ ns, noise reduction rate remains constant. From this, design of $t_{\text{OFF}} = \frac{2L}{R}$ does not induce 2nd droop and still has margin not to induce it. Since the canceller is not susceptible to $t_{\text{ON}}$, turning off after the 1st droop ($t_{\text{ON}} \sim \pi \sqrt{LC}$) is preferred because too large $t_{\text{ON}}$ results in higher power consumption and too small $t_{\text{ON}}$ suffers from side-effects.

4.3 On-Resistance of the Switching Transistor

In the model of Sect. 2, on-resistance of $M_{\text{INJECT}}$ was treated as zero. However, such a transistor tends to be very large and not practical. On-resistance of $M_{\text{INJECT}}$ affects the peak $I_{\text{VDDH}}$, which is

$$I_{\text{VDDH}} = \frac{(\alpha + \Delta) V_{\text{DD}}}{(1 + \beta) R + R_{\text{ON}}}. \quad (7)$$

Figure 15 shows simulated noise $R_{\text{ON}}$ vs noise cancellation where $I_{\text{VDDH}}/I_{\text{VDD}}$. As $I_{\text{VDDH}}/I_{\text{VDD}}$ increases, noise cancelling effect linearly increase up to $I_{\text{VDDH}}/I_{\text{VDD}} = 1$. After that point, cancellation effect saturates and 2nd droop becomes significant because long $t_{\text{OFF}}$ is required. Furthermore, total power consumption when $M_{\text{INJECT}}$ is turned on is

$$V_{\text{DD}} I_{\text{VDD}} + (\alpha + 1) V_{\text{DD}} I_{\text{VDDH}}. \quad (8)$$

From Eqs. (4), (8) is equal to

$$V_{\text{DD}} I + \alpha V_{\text{DD}} I_{\text{VDDH}}. \quad (9)$$

From this, large $I_{\text{VDDH}}$ means large power consumption, $I_{\text{VDDH}} = I_{\text{VDD}}$ is a optimum point for setting $R_{\text{ON}}$ of $M_{\text{INJECT}}$.

4.4 Power and Area Overhead

Figure 16 shows the measured and calculated power overhead of the proposed noise canceller. Power overhead was
473

Fig. 16 Wake-up frequency vs power overhead.

Fig. 17 Noise waveform of passive noise canceller.

Fig. 18 Noise cancelling effect comparison regarding wire overhead.

about 3% in 50 k wake-ups/s. Since the charge injected from \( V_{\text{DDH}} \) to \( V_{\text{DDINT}} \) is constant, power overhead depends on the frequency of sleep/wake-up. In the measured case, maximum frequency under power overhead of 5% is around 100 kHz, which is the upper bound frequency of practical noise cancelling with the proposed canceller.

Comparison with passive countermeasures is shown in Fig. 17. Measured noise waveforms with and without proposed noise canceller and simulated waveforms which are fit to the cancelled noise level with increasing \( C \) or decreasing \( L \) are shown. To obtain same noise reduction, 77 times as much \( C \) or 45 times as small \( L \) is required, whose overhead is to large to implement.

Comparison with same overhead is shown in Fig. 18. Normalized to noise without canceller, if \( Z_{\text{VDDH}} \) is also used for \( Z_{\text{VDD}} \), noise is reduced to 90%. This configuration has the same wire overhead as the proposed noise canceller, while the proposed canceller reduces noise to 32%, which is 64% noise reduction from same wire overhead.

5. Conclusions

A power supply noise canceller for transitional noise at power gating or frequency hopping wake-up is proposed and 68% noise reduction is experimentally verified for load current and capacitance equivalent to 530 k NAND gates. This enables the power consumption reduction in power gating systems by frequent wake-ups without affecting neighboring blocks’ operation. To confirm the effectiveness of the proposed canceller, general design methodologies are shown.

Acknowledgments

This work is supported by Intel Corporation. The VLSI chips were fabricated through the chip fabrication program of VDEC with the collaboration by STARC.

References

Yasumi Nakamura received the B.S., and M.S., degrees in electrical engineering from the University of Tokyo, Japan in 2004, and 2006, respectively, where he is currently working toward the Ph.D. degree. His research interests include the power integrity of digital circuits, the low-power techniques for digital circuits, and the collaboration with MEMS.

Makoto Takamiya received the B.S., M.S., and Ph.D. degrees in electronic engineering from the University of Tokyo, Japan, in 1995, 1997, and 2000, respectively. In 2000, he joined NEC Corporation, Japan, where he was engaged in the circuit design of high-speed digital LSIs. In 2005, he joined University of Tokyo, Japan, where he is an associate professor of VLSI Design and Education Center. His research interests include the circuit design of the low-power RF circuits, the ultra low-voltage digital circuits, and the large area electronics with organic transistors. He is a member of the technical program committee for the IEEE Custom Integrated Circuits Conference (CICC).

Takayasu Sakurai received the Ph.D. degree in EE from the University of Tokyo in 1981. In 1981 he joined Toshiba Corporation, where he designed CMOS DRAM, SRAM, RISC processors, DSPs, and SoC Solutions. He has worked extensively on interconnect delay and capacitance modeling known as Sakurai model and alpha power-law MOS model. From 1988 through 1990, he was a visiting researcher at the University of California Berkeley, where he conducted research in the field of VLSI CAD. From 1996, he has been a professor at the University of Tokyo, working on low-power high-speed VLSI, memory design, interconnects, ubiquitous electronics, organic IC’s and large-area electronics. He has published more than 400 technical publications including 100 invited presentations and several books and filed more than 200 patents. He served as a conference chair for the Symp. on VLSI Circuits, and ICICDT, a vice chair for ASPDAC, a TPC chair for the first A-SSCC, and VLSI symp. and a program committee member for ISSCC, CICC, A-SSCC, DAC, ESSCIRC, ICCAD, ISLPED, and other international conferences. He is a receipient of 2005 IEEE ICDT award, 2004 IEEE ISSCC Takuo Sugano award and 2005 P&I patent of the year award and four product awards. He gave keynote speech at more than 50 conferences including ISSCC, ESSCIRC and ISLPED. He is consulting to startup and international companies. He was an elected AdCom member for the IEEE Solid-State Circuits Society and an IEEE CAS and SSCS distinguished lecturer. He is a STARC Fellow and an IEEE Fellow.