PAPER Special Section on Analog Circuits and Related SoC Integration Technologies

A 100 Mbps, 4.1 pJ/bit Threshold Detection-Based Impulse Radio UWB Transceiver in 90 nm CMOS

Lechang LIU^{†a)}, Yoshio MIYAMOTO^{††}, Zhiwei ZHOU^{††}, Kosuke SAKAIDA^{††}, Jisun RYU^{††}, *Nonmembers*, Koichi ISHIDA^{††}, Makoto TAKAMIYA[†], and Takayasu SAKURAI^{††}, *Members*

SUMMARY A novel DC-to-960 MHz impulse radio ultra-wideband (IR-UWB) transceiver based on threshold detection technique is developed. It features a digital pulse-shaping transmitter, a DC power-free pulse discriminator and an error-recovery phase-frequency detector. The developed transceiver in 90 nm CMOS achieves the lowest energy consumption of 2.2 pJ/bit transmitter and 1.9 pJ/bit receiver at 100 Mbps in the UWB transceivers.

key words: impulse radio ultra-wideband (IR-UWB), digital pulseshaping, pulse discriminator, error-recovery phase-frequency detector

1. Introduction

UWB communication systems can be broadly classified as impulse radio UWB (IR-UWB) and multi-carrier UWB. For IR-UWB, multi-user detectors (MUD) and hybrid RAKE/MUD-UWB transceivers for robust narrowband interference suppression are becoming popular [1]. However, a simple, single clocked-correlator transceiver or threshold detector can also be used for short distance and high SNR environments [2], [3].

In this paper a novel DC-960 MHz impulse radio UWB (IR-UWB) transceiver is proposed for the low power adhoc wireless sensor networks [4], [5]. These ubiquitous networks require that the individual nodes are tiny, easily integratable into the environment, and have negligible cost. The proposed transceiver features a digital pulse-shaping transmitter, a DC power-free pulse discriminator and an error-recovery phase-frequency detector (PFD), thereby achieving extremely low power consumption at 100 Mbps.

2. Digital Pulse-Shaping Transmitter

Gaussian first derivative or second derivative pulse is often used as IR-UWB pulse signals. In this work, a novel digital pulse-shaping technique is proposed to generate BPSK modulated Gaussian first derivative pulse. The first-order derivative Gaussian impulse can be expressed as

$$G_1(t) = -A\frac{t}{\sigma} \exp\left(-\frac{t^2}{2\sigma^2}\right) \tag{1}$$

Manuscript received October 16, 2008.

Manuscript revised December 27, 2008.

[†]The authors are with VLSI Design and Education Center, the University of Tokyo, Tokyo, 113-0032 Japan.

^{††}The authors are with Institute of Industrial Science, the University of Tokyo, Tokyo, 153-8505 Japan.

a) E-mail: llch@iis.u-tokyo.ac.jp

DOI: 10.1587/transele.E92.C.769



Fig. 1 (a) Conventional UWB pulse generator. (b) Modulated transmit spectrum.

where A is the pulse amplitude, t is time, and σ is time constant.

Digital pulse shaping in UWB transmitters (TX's) is a power efficient technique [6]. All the previously reported digital pulse-shaping TX's, however, were developed for above-3 GHz band and no TX for DC-960 MHz band has been reported [7]–[10]. Figure 1(a) shows the simplified topology of the conventional digital pulse-shaping TX. It consists of a triangular pulse generator and an output stage driving 50 Ω load. The input signal and the inverted input generate the upper and the lower pulses respectively.

The simulated transmit spectrum of the conventional UWB pulse generator is shown in Fig. 1(b). The spectrum can not satisfy the FCC EIRP spectrum mask above 1-GHz frequency. To suppress the spectrum above 1-GHz frequency, sequentially operated eight drivers are proposed to shape one pulse. As shown in Fig. 2, the upper and the lower pulses are divided to eight parts respectively and every part is shaped by different drivers. For example, the first part of the upper pulse is only shaped by the driver 0 while the second part is shaped by the driver 0 and driver 1 simulta-



Fig. 2 (a) Proposed UWB pulse generator. (b) Digital pulse-shaping waveforms.



Fig. 3 (a) Overall view of the proposed digital pulse-shaping transmitter. (b) Timing chart.

neously. Figure 3(a) shows the overall view of the proposed digital transmitter. It consists of two pulse shapers for data "1" and data "0" respectively and each shaper is composed of eight drivers. The timing of the drivers is determined by the 32-tap delay line. The timing chart of the whole transmitter is shown in Fig. 3(b). The transmitted data serves as the selection signal for the input clock. For the transmitted data "1" and "0," the input clock can pass to the upper



Fig.4 (a) Waveform comparison between conventional and proposed TX. (b) Modulated transmit spectrum of the proposed TX.

shaper and lower shaper respectively.

Figure 4(a) shows the waveform comparison between the conventional TX in Fig. 1(a) and the proposed TX in Fig. 3(a). Simulated transmit spectrum is shown in Fig. 4(b). The developed digital pulse-shaping transmitter with eight drivers can satisfy the FCC mask. With the increased number of the pulse-shaping drivers, the transmit spectrum above 1-GHz frequency can be further suppressed but the power consumption will be increased. Compared to the eight-driver pulse shaper, the four-driver pulse shaper can't satisfy the FCC mask and therefore in this work eight drivers are used to shape the pulse.

3. Receiver with DC Power-Free Pulse Discriminator

An ultra low-power solution for BPSK demodulation is leading edge detection (LED) technique. The LED receiver (RX) is also known as threshold detection-based receiver [2]. The threshold receiver consists of a circuit fast enough to detect the presence of the IR-UWB pulse, and some type of pulse stretcher circuit that outputs a pulse which is long enough for slower logic or analog circuits to process. Figure 5 is the basic block diagram of threshold detection-based receiver. The receiver sets a threshold at the receiver, and any incoming pulse that crosses the threshold is detected and demodulated.

The proposed asynchronous threshold detection-based receiver is shown in Fig. 6(a). It consists of four blocks: a front-end amplifier, a DC power-free pulse discriminator, an error-recovery phase-frequency detector (PFD) and a Reset-Set Flip-Flop (RSFF). Figure 6(b) shows the timing chart of the proposed receiver. The received signal is first amplified by the front-end amplifier and each BPSK symbol is split



Fig. 5 Block diagram of threshold detection-based UWB receiver.



Fig. 6 (a) Circuit schematics of proposed threshold detection-based receiver. (b) Timing chart.

into two pulses V_0 and V_1 by the DC power-free pulse discriminator. Then the first incoming edge of the two pulses is detected by the PFD and the RSFF converts the detection result to the corresponding data bit.

3.1 DC Power-Free Pulse Discriminator

Conventionally, an amplifier and a comparator are combined as a threshold detector. The major disadvantage of this topology is large DC power dissipation that occurs even for no AC input. In the transmitted BPSK signal, the circuit spends long periods of time with no AC signal. Power dissipated in these periods is wasted. In this study, a novel DC power-free pulse discriminator is proposed to discriminate the received signal.

The proposed pulse discriminator is based on the conventional CMOS inverter. As shown in Fig. 7(a), two inverters InvH and InvL are employed to detect the positive pulse and negative pulse respectively. The source of the inverter InvH is biased to V_L (= ΔV) while the drain of the inverter InvL is biased to V_H (= $V_{DD} - \Delta V$). The gate inputs of the two inverters are both biased to V_{DD} /2. The logical



Fig.7 DC power free pulse discriminator. (a) Operation principle. (b) Simulated waveforms.

thresholds of the two inverters are labeled as $V_{TH,InvH}$ and $V_{TH,InvH}$ respectively. When the amplitude of the received signal is larger than $V_{TH,InvH}$ or less than $V_{TH,InvL}$, the pulse is detected and the power is only consumed on this period. The simulated waveforms of the received signal and power supply current of the two inverters are shown in Fig. 7(b). The proposed DC power free pulse discriminator consumes essentially zero power dissipation for no AC input.

3.2 Error-Recovery Phase-Frequency Detector

The received signal can be demodulated by detecting the first incoming edge of the two pulses V_0 and V_1 . Figure 8 (a) shows the conventional PFD implementation to detect the first incoming edge of the discriminator output. It consists of two edge-triggered D flip-flops with D input tied to logical ONE. The output of the pulse discriminator, V_0 and V_1 , serves as the clocks of the flip-flops. As shown in Fig. 8(b), if the PFD output UP and DN are low and V_0 goes high, the signal UP rises. If this is followed by a rising transition on V_1 , the signal DN will go high and the AND gate will reset both flip-flops. In other words, to generate the reset signal RST, UP and DN are simultaneously high for a short time which should be avoided as the input signal for the following RSFF. To eliminate the simultaneous high output, two delay cells with delay time t_0 , placed on the XOR gate inputs, are used to compensate the time delay of the AND gate [11].

The conventional PFD employs sequential logic to create three-status and respond to the rising edges of the two



Fig. 8 Conventional PFD. (a) Circuit schematics. (b) Normal operation (RXout is shown in Fig. 6). (c) Error propagation due to distorted signal.

inputs. The output of sequential circuits depends not only on the current inputs, but also on the previous values. The bit error in the previous cycle will be carried over to the subsequent cycles. Figure 8(c) shows the bit error propagation due to distorted signal. At the third data bit, the AND gate of the PFD is failed to generate the reset signal because V_1 is missed by the pulse discriminator due to the distorted signal "1." The reset signal RST generated by the following rising edge of V_1 in the next period changes the time sequence of the PFD and causes bit error.

To avoid the bit-error propagation due to the distorted



Fig.9 Proposed error-recovery phase-frequency detector. (a) Circuit schematics. (b) Error-recovery operation (RXout is shown in Fig. 6).

received signal, an auxiliary reset signal RST', as shown in Fig. 9(a), is fed back to the PFD input to force the reset operation in every period. The error-recovery circuits consist of a delay cell, an edge detector and two OR gates. The auxiliary reset signal RST' is generated by combing the delayed rising edges of the output UP and DN. In this design, since the pulse width is 4 ns and the pulse period is 10 ns, the delay time of the delay cell should be larger than 4 ns and less than 10 ns. Figure 9(b) shows the simulated waveforms for the distorted data "10100." Compared to Fig. 8(c), two rest signals are employed to reset the flip-flops for the normal data bit in every period. For the distorted data bit "1," the primary reset signal RST is missed by the pulse discriminator but the auxiliary reset signal RST' resets the PFD output to zero and blocks the potential bit-error propagation. However, if V_0 is missed by the pulse discriminator due to the distorted signal, the PFD output UP will keep low and it cannot set the output of the following RS-latch to high level. In this case, one bit error will occur but the potential bit error propagation can still be blocked by the auxiliary reset signal.

4. Experimental Results

The proposed digital pulse-shaping transmitter and the DC power-free receiver without front-end amplifier were de-



Fig. 10 Chip micrographs and layout. (a) Transmitter. (b) Receiver without front-end amplifier.



Fig. 11 Measured transmitter output at 100 Mbps. (a) Waveform. (b) Spectrum.

signed and fabricated in 90 nm CMOS process. Figure 10 shows the micrograph and the layout of the transceiver. The core area of the transmitter and the receiver are $9075 \,\mu\text{m}^2$ and $576 \,\mu\text{m}^2$ respectively.

Figure 11(a) shows the measured waveform of the transmitter. The measured pulse amplitude is 115 mV and the pulse period is 10 ns. The measured BPSK modulated transmit spectrum is shown in Fig. 11(b). It can be seen that the proposed digital pulse-shaping transmitter can suppress the spectrum above 1 GHz and satisfy the FCC EIRP spectrum mask. Figure 12 shows the measured waveform of the receiver. To verify the error-recovery PFD, the fifth bit of the input data is distorted intentionally. As indicated in Fig. 9(b), the potential error propagation due to distorted signal "1" is blocked by the auxiliary error-recovery reset



Fig. 12 Measured receiver waveforms for distorted data "10100."



Fig. 13 Measured receiver characteristics. (a) BER vs. Amp. (b) Power vs. data rate.

Technology		90nm CMOS
Supply Voltage		1.0V
Data Rate		100Mbps
Power@	ТΧ	220µW
100Mb/s	RX	190μW
Energy	ΤХ	2.2pJ/bit
per bit	RX	1.9pJ/bit
Core	ТΧ	55μm × 165μm
Area	RX	18μm × 32μm
Modulation		BDSK

Performance summary

Table 1



Fig. 14 Comparison with the state-of-the-art UWB transceivers. (a) Transmitter. (b) Receiver.

signal. The measured BER at different threshold of pulse discriminator are shown in Fig. 13(a). Figure 13(b) shows the measured RX power dependence on data rate at different threshold of pulse discriminator. The tradeoff relationship between the receiver sensitivity and the power consumption is tuned by ΔV . To increase the sensitivity of the receiver, the bias voltage ΔV should be reduced but the power consumption will be increased. However, since the worst-case power consumption is only 220μ W and it is not a dominating factor in the real application, a simplified constant bias voltage generator for the proposed pulse discriminator can also be used. The proposed DC power-free pulse discriminator enables data rate dependent power. The measured transceiver performance is summarized in Table 1.

Figure 14 shows energy and power comparison with stateof-the-art UWB transceivers. The proposed digital pulseshaping transmitter and the DC power-free receiver achieves the lowest energy consumption of 2.2 J/bit and 1.9 pJ/bit respectively at 100 Mb/s, and potentially a promising technology for low-complexity wireless communications.

5. Conclusions

A novel DC-to-960 MHz impulse radio UWB (IR-UWB) transceiver with digital pulse-shaping transmitter, DC power-free pulse discriminator and error-recovery phase-frequency detector is proposed for ad-hoc wireless sensor networks. The digital pulse-shaping transmitter shapes one pulse with eight sequentially operated drivers to suppress the spectrum above 1 GHz. The proposed pulse discriminator has essentially zero power dissipation for no AC input and the error-recovery phase-frequency detector can block the error propagation due to distorted received signal. Therefore, the transceiver in 90 nm CMOS achieves the lowest energy consumption of 2.2 J/bit TX and 1.9 pJ/bit RX (without front-end amplifier) in the state-of-the-art UWB transceivers at 100 Mbps, and potentially a promising technology for low-complexity wireless communications.

Acknowledgments

This work is partially supported by CREST/JST. The VLSI chips were fabricated through the chip fabrication program of VDEC with the collaboration by STARC.

References

- I. Oppermann, M. Hamalainen, and J. Iinatti, UWB Theory and Applications, John Wiley & Sons, 2004.
- [2] T. Terada, S. Yoshizumi, Y. Sanada, and T. Kuroda, "A CMOS impulse radio ultra-wideband transceiver for 1 Mb/s data communications and ±2.5 cm range findings," IEEE Symposium on VLSI Circuits, pp.30–33, June 2005.
- [3] A. Tamtrakarn, H. Ishikuro, K. Ishida, M. Takamiya, and T. Sakurai, "A 1-V 299 μW flashing UWB transceiver based on double thresholding scheme," IEEE Symposium on VLSI Circuits, pp.250–251, June 2006.
- [4] L. Liu, Y. Miyamoto, Z. Zhou, K. Sakaida, J. Ryu, K. Ishida, M. Takamiya, and T. Sakurai, "A 100 Mbps, 0.41 mW, DC-960 MHz Band Impulse UWB Transceiver in 90 nm CMOS," IEEE Symposium on VLSI Circuits, pp.118–119, June 2008.
- [5] I. O'Donnell and R.W. Brodersen, "A 2.3 mW baseband impulse-UWB transceiver front-end in CMOS," IEEE Symposium on VLSI Circuits, pp.248–249, June 2006.
- [6] H. Kim, D. Park, and Y. Joo, "All-digital low-power CMOS pulse generator for UWB system," Electron. Lett., vol.40, no.24, pp.1534– 1535, Nov. 2004.
- [7] D.D. Wentzloff and A.P. Chandrakasan, "A 47 pJ/pulse 3.1-to-5 GHz all-digital UWB transmitter in 90 nm CMOS," ISSCC Dig. Tech. Papers, pp.118–119, Feb. 2007.
- [8] J. Ryckaert, G.V. der Plas, V.D. Heyn, C. Desset, G. Vanwijnsberghe, B.V. Poucke, and J. Craninckx, "A 0.65-to-1.4 nJ/burst 3-to-10 GHz UWB digital TX in 90 nm CMOS for IEEE 802.15.4a," ISSCC Dig. Tech. Papers, pp.120–121, Feb. 2007.
- [9] V. Kulkarni, M. Muqsith, H. Ishikuro, and T. Kuroda, "A 750 Mb/s

12 pJ/b 6-to-10 GHz digital UWB transmitter," Proc. CICC, pp.647–650, Sept. 2007.

- [10] T. Norimatsu, R. Fujiwara, M. Kokubo, M. Miyazaki, Y. Ookuma, M. Hayakawa, S. Kobayashi, N. Koshizuka, and K. Sakamura, "A novel UWB impulse-radio transmitter with all-digitally-controlled pulse generator," Proc. ESSCIRC, pp.267–270, Sept. 2005.
- [11] L.C. Liu and B.H. Li, "Fast locking scheme for PLL frequency synthesiser," Electron. Lett., vol.40, no.15, pp.918–920, July 2004.
- [12] S. Lo, I. Sever, S.P. Ma, P. Jang, A. Zou, C. Arnott, K. Ghatak, A. Schwartz, L. Huynh, V. Phan, and T. Nguye, "A dual-antenna ultra-wideband (UWB) transceiver in 0.18-µm CMOS," ISSCC Dig. Tech. Papers, pp.118–119, Feb. 2006.
- [13] T. Aytur, H.-C. Kang, R. Mahadevappa, M. Altintas, S. ten Brink, T. Diep, C.-C. Hsu, F. Shi, F.-R. Yang, C.-C. Lee, R.-H. Yan, and B. Razavi, "A fully integrated UWB PHY in 0.13 μm CMOS," ISSCC Dig. Tech. Papers, pp.124–125, Feb. 2006.
- [14] Y. Zheng, K.W. Wong, M.A. Asaru, D. Shen, W.H. Zhao, Y.J. The, P. Andrew, F. Lin, W.G. Yeoh, and R. Singh, "A. 0.18 μm CMOS dualband UWB transceiver," ISSCC Dig. Tech. Papers, pp.114–115, Feb. 2007.
- [15] J. Bergervoet, K. Harish, S. Lee, D. Leenaerts, R. van de Beek, G. van der Weide, and R. Roovers, "A WiMedia-compliant UWB transceiver in 65 nm CMOS," ISSCC Dig. Tech. Papers, pp.112– 113, Feb. 2007.
- [16] A. Medi and W, Namgoong, "A 108/98 pJ/b 1 Gbps fully integrated interference tolerant frequency channelized UWB transmitter/receiver," ISSCC Dig. Tech. Papers, pp.58–59, Feb. 2007.
- [17] T. Terada, R. Fujiwara, G. Ono, T. Norimatsu, T. Nakagawa, K. Mizugaki, M. Miyazaki, K. Suzuki, K. Yano, A. Maeki, Y. Ogata, S. Kobayashi, N. Koshizuka, and K. Sakamura, "A CMOS UWB-IR receiver analog front end with intermittent operation," IEEE Symposium on VLSI Circuits, pp.86–87, June 2007.
- [18] J. Ryckaert, M. Badaroglu, V.D. Heyn, G.V. der Plas, P. Nuzzo, A. Baschirotto, S. Amico, C. Desset, H. Suys, M. Libois, B.V. Poucke, P. Wambacq, and B. Gyselinckx, "A 16 mA UWB 3to-5 GHz. 20 Mpulses/s quadrature analog correlation receiver in 0.18 μm CMOS," ISSCC Dig. Tech. Papers, pp.114–115, Feb. 2006.
- [19] F.S. Lee and A.P. Chandrakasan, "A 2.5 nJ/b 0.65 V 3-to-5 GHz. subbanded UWB receiver in 90 nm CMOS," ISSCC Dig. Tech. Papers, pp.116–117, Feb. 2007.
- [20] S. Diao and Y. Zheng, "An ultra low power and high efficiency UWB transmitter for WPAN applications," Proc. ESSCIRC, pp.334–337, Sept. 2008.
- [21] K. Lin and M.N. El-Gamal, "Design of low power CMOS ultrawideband 3.1–10.6 GHz pulse-based transmitters," Proc. CICC, pp.583–586, Sept. 2008.
- [22] Y. Dong, Y. Zhao, J.F.M. Gerrits, G. Veenendaal, and J.R. Long, "A 9 mW high band FM-UWB receiver front-end," Proc. ESSCIRC, pp.302–305, Sept. 2008.
- [23] Y. Zheng, M.A. Arasu, K. Wong, Y.J. The, A.P.H. Suan, D.D. Tran, W.G. Yeoh, and D. Kwong, "A 0.18 μm CMOS 802.15.4a UWB transceiver for communication and localization," ISSCC Dig. Tech. Papers, pp.118–119, Feb. 2008.



Lechang Liu received the B.S. degree from Shandong University, China in 2000, the M.S. degree from Harbin Institute of Technology, China in 2002, and the Ph.D. degree in electronic engineering from Shanghai Jiao Tong University, China in 2006. In 2007, he joined the University of Tokyo, Japan, where he is a postdoctoral researcher of VLSI Design and Education Center. His research interests include signal processing and mixed-signal circuit design for low-power wireless communications.



Yoshio Miyamoto received the B.S. and M.S. degrees in electronic engineering from the University of Tokyo, Japan, in 2006 and 2008, respectively. His research interests include the circuit design of the low-power RF transmitter circuits. He is now with Kansai Electric Power Co., Inc.



Zhiwei Zhou received the M.S. degree in electronic engineering from the University of Tokyo, Japan in 2008. His research interests include the circuit design of the low-power RF receiver circuits. He is now with Sony Corporation.







Jisun Ryu received the B.S. degree in electronic engineering from the University of Electro-Communications, Tokyo, Japan, in 2006. He is currently working toward the M.S. degree in electronic engineering of the University of Tokyo. His research interests include the circuit design of the high-speed RF circuits.



Koichi Ishida received the B.S. degree in electronics engineering from the University of Electro-Communications, Tokyo, Japan, in 1998, and received the M.S. and Ph.D. degrees in electronics engineering from the University of Tokyo, Tokyo, Japan, in 2002 and 2005, respectively. He is currently working at Institute of Industrial Science, the University of Tokyo as a research associate. His research interests include low-voltage low-power CMOS analog circuit and RF wireless-communication circuit.



Makoto Takamiya received the B.S., M.S., and Ph.D. degrees in electronic engineering from the University of Tokyo, Japan, in 1995, 1997, and 2000, respectively. In 2000, he joined NEC Corporation, Japan, where he was engaged in the circuit design of high speed digital LSIs. In 2005, he joined University of Tokyo, Japan, where he is an associate professor of VLSI Design and Education Center. His research interests include the circuit design of the low-power RF circuits, the ultra low-voltage digital circuits,

and the large area electronics with organic transistors. He is a member of the technical program committee for IEEE Symposium on VLSI Circuits and IEEE Custom Integrated Circuits Conference (CICC).



Takayasu Sakurai received the Ph.D. degree in electrical engineering from the University of Tokyo, Japan, in 1981. In 1981, he joined Toshiba Corporation, where he designed CMOS DRAM, SRAM, RISC processors, DSPs, and SoC Solutions. He has worked extensively on interconnect delay and capacitance modeling known as Sakurai model and alpha power-law MOS model. From 1988 through 1990, he was a visiting researcher at the University of California, Berkeley, where he conducted

research in the field of VLSICAD. Since 1996, he has been a Professor at the University of Tokyo, working on low-power high-speed VLSI, memory design, interconnects, ubiquitous electronics, organic IC's and large-area electronics. Dr. Sakurai has published more than 350 technical publications including 70 invited publications and several books and filed more than 100 patents. He served as a conference chair for the Symposium on VLSI Circuits, and ICICDT, a vice chair for ASPDAC, a TPC chair for the first A-SSCC, and VLSI symp. and a program committee member for ISSCC, CICC, DAC, ESSCIRC, ICCAD, FPGA workshop, ISLPED, TAU, and other international conferences. He is a plenary speaker for the 2003 ISSCC. He is a recipient of 2005 IEEE ICICDT Award, 2005 IEEE ISSCC Takuo Sugano Award and 2005 P&I Patent of the Year Award. He is an IEEE Fellow, a STARC Fellow, an elected AdCom member for the IEEE Solid-State Circuits Society, and an IEEE CAS distinguished lecturer.