

設計技術から見た 半導体集積回路の省電力技術

東京大学

大規模集積システム設計教育研究センター(VDEC)¹

生産技術研究所²


高宮 真

Outline

- ◆ 低電力設計技術の動向
(1)低電圧、(2)細粒度制御、(3)3次元
- ◆ ロジック回路の電源電圧の**下限**(V_{DDmin})
- ◆ **細粒度**基板バイアス制御による低電力化
- ◆ **3次元SSD**のNANDフラッシュ向け昇圧回路による低電力化


(SSD: Solid State Drive)

電源電圧(V_{DD})の低減の必要性



- 90nm→65nm→45nmと $V_{DD}=1V$ が続いたが、
 今後は電力と信頼性の観点から、 V_{DD} の低減が必須


エネルギー効率最適は低 V_{DD} で実現⁴



- ◆ Power, Delay積(PD積=エネルギー)は $V_{DD}=0.2-0.3V$ で最小
→速度が問われないアプリでは低 V_{DD} がenergy efficient

Energy Efficientな超低 V_{DD} ロジック⁵

■ 超低 V_{DD} ロジックに関する初めての企業(Intel)からの報告




■ $V_{DD}=230\text{mV}$ まで動作はするが、 320mV がエネルギー効率最高


H. Kaul, M. Anders, S. Mathew, S. Hsu, A. Agarwal, R. Krishnamurthy, and S. Borkar, "A 320mV 56 μ W 411GOPS/Watt ultra-low voltage motion estimation accelerator in 65nm CMOS," IEEE ISSCC, pp. 316-317, Feb. 2008.

時空間の細粒度電圧制御がトレンド⁶

近年の低電力VLSI回路技術の方向性



細粒度制御には3次元技術との連携が必須



細粒度と3次元に対する我々の取り組み⁸

◆ 電源電圧の下限(V_{DDmin})の追求

- チップ内トランジスタばらつき測定^[1]
- ロジック回路の V_{DDmin} ^[2-3] ← 今回発表

◆ 空間的細粒度制御

- 製造後の細粒度基板バイアス制御による低電力化^[4] ← 今回発表
- メニーコア向けテスト手法^[5]
- 3次元積層を用いたオンチップDC-DCコンバータ^[6-7]


◆ 時間的細粒度制御

- 電源電圧、基板バイアスを高速に変化させる加速回路^[8-11]
- 電源ノイズキャンセル回路^[12]

◆ 3次元集積技術


- 3次元SSDのNANDフラッシュ向け昇圧回路による低電力化^[13] ← 今回発表

Outline

- ◆ 低電力設計技術の動向
(1)低電圧、(2)細粒度制御、(3)3次元
- ◆ ロジック回路の電源電圧の**下限**(V_{DDmin}) 
- ◆ **細粒度**基板バイアス制御による低電力化
- ◆ **3次元SSD**のNANDフラッシュ向け昇圧回路による低電力化


(SSD: Solid State Drive)

Minimum Operating Voltage (V_{DDmin})



- ◆ V_{DDmin} is defined as the supply voltage (V_{DD}) when the RO's stop oscillation.
- ◆ RO's are useful V_{DDmin} detectors.


チップ内トランジスタばらつき



トランジスタばらつき測定回路

キー技術



- (1) 挟ピッチかつ広範囲のTrアレー
- (2) 非選択Trのリークカット



チップ内 V_{TH}
ばらつきは
ランダム

- ◆ チップ内 V_{TH} ばらつきは4mmの範囲内でランダム
→ 細粒度の基板バイアス制御では補償不可

Analysis of Origin of V_{DDmin}



V_{INV} —
 $V_1 \sim V_{11}$ ■


$V_{DD} = 85mV$

Fail

$V_{OUT_LOW_7} > V_{INV_8}$


Monte Carlo
SPICE

RO Circuits to Enable V_{DDmin} Measurement



- ◆ The low swing output of RO is amplified to 1-V swing by the output buffer.

V_{DD} Dependence of Oscillation Frequency variation



$$\Delta t_{pd} = \frac{dt_{pd}}{dV_{TH}} \Delta V_{TH}$$


$$t_{pd} \propto \frac{CV_{DD}}{(V_{DD} - V_{TH})^\alpha}$$

$$\rightarrow \frac{\Delta t_{pd}}{t_{pd}} \propto \frac{\alpha}{V_{DD} - V_{TH}} \Delta V_{TH}$$


$$\rightarrow \frac{\Delta f}{f} \propto -\frac{\Delta t_{pd}}{t_{pd}} \propto \frac{\alpha}{V_{DD} - V_{TH}} \Delta V_{TH}$$

◆ Relative frequency variations increases with reduced V_{DD} .

ゲート遅延の V_{DD} 依存




実測
90nm CMOS
インバータRO





- 低 V_{DD} 回路の問題: 低速、PVTばらつきに敏感
- 対策: 並列動作、adaptive制御

Measured Die-to-Die Distribution of V_{DDmin}

Inverter RO's




論理ゲートの V_{DDmin} をROで調査



実測
90nm CMOS
インバータRO
複数チップ測定


■ 大規模になるほど、より高い V_{DDmin} が必要に
→大規模ロジックになるほど、低 V_{DD} 化が困難

Analysis of Die-to-Die V_{DDmin} Variations




- ◆ The die-to-die V_{DDmin} variations are not systematic but random.

Summary of Measured V_{DDmin}




Comparison of Measured and Calculated V_{DDmin}



Reason Why Average V_{DDmin} Increases with # of RO Stages

The largest value distributions $f_{max}(x, n)$ of n samples which have Gaussian distribution $f(x)$


Probability distribution function



$$x_{max} \cong \bar{x} + 2\sqrt{\log_{10} n} \sigma$$

x_{max} at $n=10^6$


Comparison of Monte Carlo and Model



◆ The equation intuitively explains the reason why the average V_{DDmin} increases with the number of RO stages.


Adaptive Body Bias Control to Reduce V_{DDmin}

Simulated



$V_{DDmin} = 89 \text{ mV}$ (Initial)


Body bias control




$V_{DDmin} = 87 \text{ mV}$

- ◆ The body bias of pMOS is adaptively controlled to minimize V_{DDmin} and the body bias of nMOS is fixed.

Fine-Grain Adaptive Body Bias Control to Reduce V_{DDmin}




$$V_{DDmin} = 85 \text{ mV}$$



$$V_{DDmin} = 43 \text{ mV}$$


- ◆ When inverter-by-inverter body bias is applied, V_{DDmin} is drastically reduced to 43mV. But it is impractical.

V_{DDmin} Dependence on Body Bias of Both nMOS and pMOS




- ◆ Common body bias control allows to reduce V_{DDmin} by only 4mV.


Outline

- ◆ 低電力設計技術の動向
(1)低電圧、(2)細粒度制御、(3)3次元
- ◆ ロジック回路の電源電圧の**下限**(V_{DDmin})
- ◆ **細粒度**基板バイアス制御による低電力化 
- ◆ **3次元SSD**のNANDフラッシュ向け昇圧回路による低電力化
(SSD: Solid State Drive)

細粒度基板バイアス制御による低電力化



機能	64bit DES CODEC
プロセス	1V, 90nm CMOS




基板バイアス16変数の最適化

1つの機能ブロックを8領域に等分割

- 基板バイアスのグローバル最適化により電力を19%以上削減
- post-fabrication tuningにより設計ばらつきを補正


Outline

- ◆ 低電力設計技術の動向
(1)低電圧、(2)細粒度制御、(3)3次元
- ◆ ロジック回路の電源電圧の**下限**(V_{DDmin})
- ◆ **細粒度**基板バイアス制御による低電力化
- ◆ **3次元SSD**のNANDフラッシュ向け昇圧回路による低電力化 
(SSD: Solid State Drive)


Importance of 20V generator in NAND

- ☹ Write time is dominant over read time.
 - Write 8 to 16 chips simultaneously.
- ☹ 20V or higher program voltage for write
 - Energy during write should be reduced.

Read time
~50 μ s



Program voltage: 20V




Write operation of NAND flash

High-speed low-power 20V generator is required.

Conventional SSD with charge pump


Each NAND flash has charge pump for 20V.

☹ 5 to 10% area of NAND flash chip!




Issues on charge pump


Serial MOS diodes lose energy.
Large number of stages for low V_{DD}



- ☹ Large capacitance area
- ☹ Energy loss



Voltage scalability of charge pump




Energy by charge pump increases!

*K. Takeuchi, et al., ISSCC 2006

Proposed 3D-SSD with boost converter



☺ Realizing low power and low cost

Boost converter (shared)



Advantages of Boost converters

Frequency, duty cycle \rightarrow Conversion ratio (V_{OUT}/V_{DD})
 Inductance \rightarrow Output current



- ☺ High conversion ratio, large output current
- ☺ High efficiency
- ☺ Small chip area
- ☹ Off-chip inductor


Boost converter & NAND Co-operation

High voltage MOS
(0.35mm × 0.50mm)


Inductor
(5mm × 5mm)

16Gb NAND flash

Adaptive controller
(0.67mm × 0.28mm)



Comparison of energy during write



*K. Takeuchi, et al., ISSCC 2006.

Summary of key features

	This work (Measured)	Charge Pump (Simulated)
Transient energy (0→15V)	30nJ (12%)	253nJ (100%)
Rising time (0→15V)	0.92μs (27%)	3.45μs (100%)
Chip area (HV-MOS)	0.175mm² (15%)	1.19mm² (100%)
Technology (High voltage MOS)	20V CMOS process	-----
Chip area (Adaptive controller)	0.188mm²	-----
Technology (Adaptive controller)	1.8V 0.18μm standard CMOS	-----
Supply voltage	1.8V	1.8V

まとめ

- ◆ 低電力設計技術の3つのキーワード
→ (1) 低電圧、(2) 細粒度制御、(3) 3次元
- ◆ チップ内製造ばらつきはランダム(90nm CMOS, 4mm)
→ 細粒度制御では対処不能
→ 一方、設計ばらつきは細粒度制御で対処可能
- ◆ リングオシレータの段数を11段から1M段にすると、
 V_{DDmin} は90mVから 343mVに増加
→ 大規模ロジックの低電圧化は困難
→ 革新的な回路技術が必要
- ◆ 3次元による低電力化の例 → SSD

参考文献(1)

- [1] D. Levacq, T. Minakawa, M. Takamiya, and T. Sakurai, "A Wide Range Spatial Frequency Analysis of Intra-Die Variations with 4-mm 4000 x 1 Transistor Arrays in 90nm CMOS," IEEE Custom Integrated Circuits Conference (CICC), San Jose, USA, pp. 257-560, Sep. 2007.
- [2] T. Niiyama, P. Zhe, K. Ishida, M. Murakata, M. Takamiya, and T. Sakurai, "Dependence of Minimum Operating Voltage (V_{DDmin}) on Block Size of 90-nm CMOS Ring Oscillators and Its Implications in Low Power DFM," IEEE International Symposium on Quality Electronic Design (ISQED), San Jose, USA, pp. 133-136, March 2008.
- [3] T. Niiyama, P. Zhe, K. Ishida, M. Murakata, M. Takamiya, and T. Sakurai, "Increasing Minimum Operating Voltage (V_{DDmin}) with Number of CMOS Logic Gates and Experimental Verification with up to 1Mega-Stage Ring Oscillators," International Symposium on Low Power Electronics and Design (ISLPED), Bangalore, India, pp. 117-122, Aug. 2008.
- [4] Y. Nakamura, D. Levacq, L. Xiao, T. Minakawa, T. Niiyama, M. Takamiya, and T. Sakurai, "1/5 Power Reduction by Global Optimization Based on Fine-Grained Body Biasing," IEEE Custom Integrated Circuits Conference (CICC), San Jose, USA, pp. 547-550, Sep. 2008.
- [5] T. Niiyama, K. Ishida, M. Takamiya, and T. Sakurai, "Expected Vectorless Teacher-Student Swap (TSS) Test Method with Dual Power Supply Voltages for 0.3V Homogeneous Multi-core LSI's," IEEE Custom Integrated Circuits Conference (CICC), San Jose, USA, pp. 137-140, Sep. 2008.
- [6] K. Onizuka, H. Kawaguchi, M. Takamiya and T. Sakurai, "Stacked-chip Implementation of On-chip Buck Converter for Power-Aware Distributed Power Supply Systems," IEEE Asian Solid-State Circuits Conference (A-SSCC), Hangzhou, China, pp. 127-130, Nov. 2006.
- [7] K. Onizuka, K. Inagaki, H. Kawaguchi, M. Takamiya, and T. Sakurai, "Stacked-Chip Implementation of On-Chip Buck Converter for Distributed Power Supply System in SiPs," IEEE Journal of Solid-State Circuits, Vol. 42, No. 11, pp. 2404 - 2410, Nov. 2007.

参考文献(2)

- [8] K. Onizuka and T. Sakurai, "V_{DD}-Hopping Accelerator for On-Chip Power Supplies Achieving Nano-Second Order Transient Time," IEEE Asian Solid-State Circuits Conference (A-SSCC), Hsinchu, Taiwan, pp. 145-148, Nov. 2005.
- [9] K. Onizuka, H. Kawaguchi, M. Takamiya, and T. Sakurai, "V_{DD}-Hopping Accelerators for On-Chip Power Supply Circuit to Achieve Nanosecond-Order Transient Time," IEEE Journal of Solid-State Circuits, Vol. 41, No. 11, pp. 2382 - 2389, Nov. 2006.
- [10] D. Levacq, M. Takamiya and T. Sakurai, "Backgate Bias Accelerator for 10ns-order Sleep-to-Active Modes Transition Time," IEEE Asian Solid-State Circuits Conference (A-SSCC), Jeju, Korea, pp. 296-299, Nov. 2007.
- [11] D. Levacq, M. Takamiya, and T. Sakurai, "Backgate Bias Accelerator for sub-100 ns Sleep-to-Active Modes Transition Time," IEEE Journal of Solid-State Circuits, Vol. 43, No. 11, pp. 2390 - 2395, Nov. 2008.
- [12] Y. Nakamura, M. Takamiya, and T. Sakurai, "An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise," IEEE Symposium on VLSI Circuits, Kyoto, pp. 124-125, June 2007.
- [13] K. Ishida, T. Yasufuku, S. Miyamoto, H. Nakai, M. Takamiya, T. Sakurai, and K. Takeuchi, "A 1.8V 30nJ Adaptive Program-Voltage (20V) Generator for 3D-Integrated NAND Flash SSD," IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, USA, pp. 238-239, Feb. 2009.