

# An 80 mV Startup Dual-Mode Boost Converter by Charge-Pumped Pulse Generator and Threshold Voltage Tuned Oscillator With Hot Carrier Injection

Po-Hung Chen, *Student Member, IEEE*, Xin Zhang, *Member, IEEE*, Koichi Ishida, *Member, IEEE*, Yasuyuki Okuma, Yoshikatsu Ryu, Makoto Takamiya, *Member, IEEE*, and Takayasu Sakurai, *Fellow, IEEE*

**Abstract**—This paper presents an 80 mV startup-voltage dual-mode boost converter for energy harvesting applications. The charge-pumped pulse generator enables a startup operation of the boost converter from the input voltage of 80 mV. The threshold voltage tuned oscillator for the clock generator of the boost converter compensates for the die-to-die process variation by a hot carrier injection (HCI), thereby reducing the minimum operation voltage ( $V_{DDMIN}$ ) of the clock generator by 45% with a trimming time of 10 minutes. The proposed step-up converter achieves the lowest startup voltage without using a mechanical switch or a large transformer.

**Index Terms**—Charge-pumped pulse generator, dual-mode boost converter, energy harvesting, hot carrier injection, low voltage, startup,  $V_{TH}$ -tuned oscillator.

## I. INTRODUCTION

RECENTLY, wireless sensors are widely employed in various applications including environmental monitoring, energy consumption monitoring, and implantable medical sensors. There is a strong demand that those sensors could be self powered where direct power supply is inefficient and battery replacement is difficult. Various battery-free energy harvesters have been developed for such self powered applications [1]–[3]. One of the most critical problems of these energy harvesters is that the voltage provided by them is significantly less than the voltage required by most of the modern integrated circuits. Thus, it greatly limits the use of energy harvesters with integrated circuits like wireless sensors in a self powered system. For example, the thermoelectric generator can generate the output voltage that is proportional to the difference of the temperatures on both sides of it, in the range of 10 mV/K to 50 mV/K. For body-wearable applications, the output voltage

Manuscript received February 03, 2012; revised May 05, 2012; accepted June 21, 2012. Date of publication September 11, 2012; date of current version October 26, 2012. This paper was approved by Guest Editors Shen-Iuan Liu and Tsung-Hsien Lin. This work was carried out as a part of the Extremely Low Power (ELP) project supported by the Ministry of Economy, Trade and Industry (METI) and the New Energy and Industrial Technology Development Organization (NEDO).

P. Chen, X. Zhang, K. Ishida, and T. Sakurai are with the Institute of Industrial Science, University of Tokyo, Tokyo 153-8505, Japan.

Y. Okuma and Y. Ryu are with the Semiconductor Technology Academic Research Center (STARC), Yokohama 222-0033, Japan.

M. Takamiya is with the VLSI Design and Education Center, University of Tokyo, Tokyo 113-8654, Japan.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JSSC.2012.2210953




Fig. 1. Power management unit for energy harvesting applications.

is less than 100 mV for temperature difference of 2 K. The single-cell solar cell generates 500–600 mV in the outdoor and becomes as low as 100–200 mV in the dark office environment. With such low output voltages of the energy harvesters, the step-up DC-DC converter that can accommodate low input voltage and boost the harvested energy to usable output voltage is of great importance for a self powered system.

Fig. 1 illustrates the power management unit for energy harvesting applications. It up-converts the harvested energy and provides a higher voltage to wireless sensors or healthcare devices. On-chip startup mechanism is applied for low-cost, compact applications because no additional off-chip devices are required. It provides high-voltage stimulus ( $V_{START}$ ) to the step-up DC-DC converter and kick-start the system from extremely low input voltage ( $V_{IN}$ ).

In this paper, an 80 mV startup-voltage dual-mode boost converter is proposed [4] for energy harvesting applications. Dual-mode operation means that the startup mode and the operation mode are both realized by an inductive step-up DC-DC converter. A charge-pumped pulse generator (CPPG) provides a large amplitude pulse signal to the power transistor and startup the system from 80 mV  $V_{IN}$  in 4.8 ms. It achieves the maximum conversion efficiency of 72% at 0.5 mA output current with 50 mV  $V_{IN}$ . A  $V_{TH}$ -tuned oscillator with HCI (DC-stress) compensates for the die-to-die process variation and the program time can be 20 times shorter than the conventional AC-stress [5], thereby reducing the test cost. The  $V_{DDMIN}$  of the oscillator is reduced from 128 mV to 80 mV in 3 minutes and can be

as low as 70 mV after 10 minutes of programming. The proposed circuit demonstrates the feasibility of countermeasures for the process variation that limits the  $V_{DDMIN}$  of a CMOS ring oscillator.

This paper is organized as follows. Startup techniques in low input voltage DC-DC converters are introduced in Section II. Section III shows the system architecture of the proposed dual-mode boost converter. Section IV explains the  $V_{TH}$ -tuned oscillator with HCI. Section V describes the circuit implementation of the proposed charge-pumped pulse generator. The experimental results and comparison with the state-of-the-art are shown in Section VI. Finally, a conclusion is given in Section VII.

## II. STARTUP TECHNIQUES IN DC-DC CONVERTERS

The key challenge of the power management unit for energy harvesting applications is to develop a startup mechanism [6]. The startup mechanism is used to generate a high-voltage stimulus to kick start the step-up DC-DC converter (Fig. 1). Once the converter starts working, the control circuits in the converter can be powered by the output ( $V_{OUT}$ ) and the converter functions even  $V_{IN}$  is lower than startup voltage.

Until now, several startup techniques were reported [7]–[11] for low voltage operation. A 650 mV external voltage and a 2 V battery are directly provided to the output of the power management unit in [7] and [8], respectively. For battery-free applications, however, no auxiliary voltage can be provided to the system. A battery-less 35 mV startup boost converter in [9] uses a vibration activated mechanical switch instead of the auxiliary voltage. The mechanical switch requires a non-standard process and the vibration requirement limits the applications. A completely electronic startup step-up converters using a transformer with a large turn ratio was presented in [10], [11]. The transformer is not well suitable for portable applications and it also causes larger conduction loss.

To alleviate these problems, the completely electronic, on-chip startup techniques without a mechanical switch or a transformer were presented in [12] and [5]. In [12], an on-chip charge pump (CP) was designed as a startup mechanism and provides a high voltage to the boost converter. The startup voltage of the DC-DC converter is limited to 180 mV because the load circuits of CP consume too much power. In [5], a 95-mV startup voltage step-up DC-DC converter was realized by the capacitor pass-on scheme with PMOS super cut-off technique. An on-chip CP charges the output capacitor ( $C_{OUT}$ ) during startup and its load circuits are minimized to reduce the output current of the CP. The available output current of the CP depends on  $V_{IN}$  and the output voltage decreases as  $V_{IN}$  decreases. Even though it uses PMOS super cut-off technique to reduce the drain leakage of the power transistors, the startup voltage is still limited to 95 mV.

Fig. 2 shows the simulated leakage current of PMOS power transistor versus  $V_{START}$  under a temperature of 300 K for different configurations. The drain leakage is around  $1 \mu\text{A}$  at  $0.5 \text{ V}$   $V_{START}$  and becomes as low as  $0.2 \text{ nA}$  by applying PMOS super cut-off technique. The gate leakage current is approximately 10 times smaller than the drain leakage current with




Fig. 2. Simulated leakage current of PMOS power transistor versus  $V_{START}$ . (a) Drain leakage. (b) Drain leakage current with PMOS super cut-off. (c) Gate leakage.

PMOS super cut-off. Therefore, charging the gate of power transistor during startup is a possible solution to reduce the output current of the on-chip charge pump, which limits the startup voltage of the boost converter.

In this paper, a dual-mode boost converter is proposed to further reduce the startup voltage. Fig. 3 shows the operation concept of the startup mechanism.  $M_N, M_P, L_1$  and  $C_{OUT}$  built up the conventional boost converter while  $M_S$  is an additional power transistor for startup. The startup circuit charges and discharges the gate of power transistor  $M_S$  with high amplitude ( $\sim 0.5 \text{ V}$ ). The energy is stored in  $L_1$  in charging phase and transferred to  $C_{OUT}$  in discharging phase. Comparing with starting by the on-chip charge pump [5], the proposed inductive startup mechanism provides larger current to  $C_{OUT}$  during startup because  $M_S$  turns on well. Therefore, the startup time can be significantly reduced. The proposed scheme eliminates the drain current problem in [5] and the startup voltage can be reduced to 80 mV.

## III. SYSTEM ARCHITECTURE

The detailed block diagram of the proposed dual-mode boost converter is shown in Fig. 4. The switch status in this figure represents the initial state.  $O_1$  and  $O_2$  are the control signals for the switches. The proposed dual-mode boost converter consists of the conventional boost converter, a  $V_{TH}$ -tuned oscillator with HCI, a charge-pumped pulse generator (CPPG), two voltage detectors ( $VD_1, VD_2$ ) [5], and a pulse generator for operation. An additional power transistor  $M_S$  is designed for startup. The  $V_{TH}$ -tuned oscillator with HCI generates the clock signals ( $CK_{CP}$ ) for CPPG under 80 mV  $V_{IN}$ . CPPG provides a high-amplitude high-duty clock signal to  $M_S$  and kicks start the boost converter. The pulse generator for operation is used to provide a pulse signal with fixed duty cycle to the power transistors  $M_N$  and  $M_P$  during operation. In our design, the target is to verify the on-chip startup mechanism in DC-DC converter. The pulse-width modulation circuit is not included in this scheme and the output voltage is not regulated.

The size of the external components ( $L_1, C_{OUT}$ ) is determined by the design specification. The target  $V_{IN}, V_{OUT}, I_{OUT}$ , the output ripple ( $\Delta V_{OUT}$ ), and the switching frequency ( $f_S$ ) are 80 mV, 1.3 V, 1 mA, 0.1 V, and




Fig. 3. Operation concept of proposed startup mechanism. (a) Charging of the gate of  $M_S$ . (b) Discharging of the gate of  $M_S$ .




Fig. 4. Proposed dual-mode boost converter. Startup is achieved by charging  $C_{OUT}$  by driving power transistor  $M_S$  with CPPG.

2 MHz, respectively. The estimated conversion efficiency ( $\eta$ ) at  $V_{IN} = 80\text{ mV}$  is 60%. Therefore,  $C_{OUT}$  is approximately derived from the following equation:

$$C_{OUT(\min)} = \frac{I_{OUT} \times D}{\eta \times f_s \times \Delta V_{OUT}} \approx 8\text{ nF} \quad (1)$$

where the duty cycle (D) can be calculated from

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}} \approx 0.96. \quad (2)$$

The inductance of  $L_1$  depends on the inductor ripple ( $\Delta I_L$ ). Generally, the inductor ripple range is 20% to 40% of the maximum input current and we use 30% for calculation. The in-




Fig. 5. Dual mode in the proposed boost converter (a) Startup mode ( $V_C \leq 0.5\text{ V}$ ) with low input voltage. (b) Operation mode ( $V_C \geq 0.5\text{ V}$ ) with high efficiency.

ductor ripple and inductance of  $L_1$  can be calculated from the following equation:

$$\Delta I_L = 0.3 \times I_{OUT} \times \frac{V_{OUT}}{V_{IN}} \approx 5\text{ mA} \quad (3)$$

$$L_1 = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{\Delta I_L \times f_s \times V_{OUT}} \approx 7.5\text{ }\mu\text{H}. \quad (4)$$

Therefore, an off-chip inductor of  $6.8\text{ }\mu\text{H}$  and an off-chip capacitor of  $10\text{ nF}$  are applied in this design.

The dual mode operation of the proposed boost converter is illustrated in Fig. 5. Fig. 5(a) shows the startup mode with low startup voltage and Fig. 5(b) shows the operation mode with high conversion efficiency. These modes can be automatically changed by detecting the capacitor voltage ( $V_C$ ) by  $VD_1$ . When  $V_C < 0.5\text{ V}$ ,  $VD_1$  provides "low" signal and the converter is operating under startup mode. Otherwise,  $VD_1$  provides "high" and the converter is in operation mode.  $VD_2$  turns on the switch  $M_L$  when  $V_C$  is higher than  $0.6\text{ V}$ . The trigger voltage of  $VD_2$  is slightly higher than that of  $VD_1$  to make sure the load is connected to  $V_C$  after the boost converter starts working and the output can be boosted smoothly. An additional switch  $M_L$ , however, reduces the conversion efficiency of the boost converter. To reduce the conduction loss caused by  $M_L$ , the transistor size of  $M_L$  is designed to be twice of  $M_P$ . If the load current increases and  $V_{OUT}$  is smaller than  $0.6\text{ V}$ ,  $M_L$  will turn on and off repeatedly.

The waveforms illustrating the circuit operation sequences are illustrated in Fig. 6. During startup, the  $V_{TH}$ -tuned oscillator with HCI provides the clock signal ( $CK_{CP}$ ) to CPPG at  $80\text{ mV}$   $V_{IN}$ . CPPG is designed to convert an  $80\text{ mV}$  input to a high-amplitude high-duty clock signal to drive the power transistor  $M_S$ . The amplitude of  $CK_{CP}$  is designed to be  $0.5\text{ V}$ , which is higher than the threshold voltage ( $V_{TH}$ ) of the power transistors. High duty-cycle is required to store the enough energy in the inductor




Fig. 6. Waveforms illustrating the circuit operation sequences.

during startup. When  $\phi_1$  is high,  $M_S$  turns on and the inductor current increases. If  $\phi_1$  changes from high to low,  $M_S$  turns off and the current stored in the inductor  $L_1$  flows through the diode connected PMOS transistor  $M_P$ . Therefore,  $C_{OUT}$  is charged by the inductor current and  $V_C$  increases.



When  $V_C$  is charged to the preset trigger voltage of  $VD_1$ , the state changes and the boost converter is operating under operation mode. During operation mode, the charge stored in  $C_{OUT}$  activates the pulse generator and the pulse generator drives the power transistors  $M_N$  and  $M_P$  with high amplitude ( $V_C$ ) to achieve high conversion efficiency. When  $V_C$  is higher than the preset trigger voltage of  $VD_2$ , the switch  $M_L$  turns on to power the load circuits.

#### IV. $V_{TH}$ -TUNED OSCILLATOR WITH HOT CARRIER INJECTION

The  $V_{TH}$ -tuned oscillator with HCI is used to generate the clock signals for CPPG. The startup mechanism fails if the oscillator does not function. Therefore, the minimum operation voltage ( $V_{DDMIN}$ ) of the oscillator also limits the startup voltage of the boost converter in standard CMOS process.

The  $V_{DDMIN}$  of an oscillator is usually limited by  $V_{TH}$  unbalance between NMOS and PMOS transistors. Fig. 7 shows the simulation results of  $V_{DDMIN}$  of CMOS ring oscillator under different process corners. SS means slow NMOS and slow PMOS. SF means slow NMOS and fast PMOS, and so on. The simulation results show that  $V_{DDMIN}$  of lower than 80 mV can be achieved if the  $V_{TH}$  of NMOS and PMOS transistors are well balanced. If we can adjust the  $V_{TH}$  of transistors, for example, by adjusting fast NMOS slow PMOS to slow NMOS slow PMOS;  $V_{DDMIN}$  can be reduced from 173 mV to 73 mV.

$V_{TH}$  unbalance in CMOS technology is usually caused by within-die and die-to-die process variations. The within-die process variation issue can be easily solved by increasing the transistor width in this design. The die-to-die process variation is usually adjusted by controlling the body bias of the transistors. In the startup circuit, however, the body-biasing circuit


 Fig. 7. Simulation results of  $V_{DDMIN}$  of CMOS ring oscillator under different process corners. SS means slow NMOS and slow PMOS, SF means slow NMOS and fast PMOS, and so on.

 Fig. 8. Circuit schematic of conventional  $V_{TH}$ -tuned oscillator with AC stress in [5]. (a) Program mode. (b) Normal mode.

would not function before the system startup because only the input voltage exists in the system. Therefore, the die-to-die process variation limits the  $V_{DDMIN}$  in our applications. One possible way to compensate for the die-to-die process variation is trimming the transistors in post-fabrication process. In this process, the ideal power supply is available to program the transistors. A  $V_{TH}$ -tuned oscillator trimmed by AC stress is firstly reported in [5], as shown in Fig. 8. In program mode, the oscillator functions under 1 V input voltage and AC current ( $I_{AC}$ ) draws through the transistor. PMOS transistor is trimmed by applying high reverse body bias ( $V_{NWELL} = 8.5$  V) and  $V_{TP}$  increases. It requires 60 minutes for programming because only AC current draws in program mode.

To reduce the program time, we proposed a  $V_{TH}$ -tuned oscillator with HCI (DC-stress), as shown in Fig. 9. The circuit consists from an 11-stage inverter-based ring oscillator and inverter-based output buffers. The transistors  $M_{NP}$  and  $M_{PP}$  are added to provide DC current path for programming. To avoid




Fig. 9. Circuit schematic of proposed  $V_{TH}$ -tuned oscillator with HCI (DC stress). (a) Program mode. (b) Normal mode.

the within-die process variation, the transistor width of the inverter is designed to be 64 times larger than standard cell. In the following, only the PMOS programming will be introduced for easier understanding.

In program mode, a high reverse body bias is applied to PMOS transistors ( $V_{NWELL} = 8.5$  V) while the body of NMOS transistors are connected to its source. The enable signal ( $V_{EN\_N}$ ) of 1 V is applied to  $M_{NP}$  and the output voltage (Out) is pulled-down to low ( $\sim 0.1$  V). In this scheme, the input (In) is the output of the previous stage and the input voltage is also low ( $\sim 0.1$  V). Therefore,  $M_P$  is turned on and a large DC current flows through  $M_P$ . During program mode,  $|V_{TP}|$  is much higher than  $V_{TN}$  because the high reverse body bias is applied to PMOS transistors and the input/output voltages remain low even both  $M_P$  and  $M_{NP}$  turn on. A high reverse body bias of  $M_P$  enables the positive charges injected into the gate dielectrics of transistors. The injected charges are fixed in the dielectrics and increases  $V_{TP}$  even the high reverse body bias is removed. Note that  $V_{TP}$  shift shows nonvolatile characteristics and does not require any additional process steps. Since the body of NMOS transistors are connected to its source,  $V_{TN}$  is not programmed. Comparing with AC stress, DC stress increases the current flowing through  $M_P$  and reduces the program time significantly.

When  $|V_{TP}|$  is balanced with  $V_{TN}$ , the post-fabrication programming is stopped. The circuit is then operating under normal mode and only an 80 mV input is provided without any reverse body bias. The injected positive charges are still fixed in PMOS transistors even the high reverse body bias is removed. Therefore,  $|V_{TP}|$  is still balanced with  $V_{TN}$  and  $V_{DDMIN}$  of the oscillator is reduced. In our design, the  $V_{TH}$ -tuned oscillator needs to operate under 80-mV  $V_{IN}$  and provide clock signals to CPPG.

Fig. 10 shows the measured dependences of body current ( $I_{NWELL}$ ) on the well voltage ( $V_{NWELL}$ ). From the measurement, the breakdown voltage of p-n junction is between 8.5 V to 9 V. The program time is related to the bias condition of




Fig. 10. Measured dependences of body current ( $I_{NWELL}$ ) on the well voltage ( $V_{NWELL}$ ).

the PMOS transistor and a higher reverse body bias reduces the program time. To reduce the program time, we manually increase  $V_{NWELL}$  until  $I_{NWELL}$  reaches 1 mA. Therefore, an 8.5-V  $V_{NWELL}$  is applied for this programming. The reverse body bias is limited by the p-n junction breakdown voltage and the supply voltage is limited by the gate breakdown voltage because of reliability consideration. In both AC and DC stress,  $V_{gs}$  and  $V_{gd}$  of the transistors are lower than the gate breakdown voltage and  $V_{WELL}$  is 8.5 V.

The program time also depends on  $V_{IN}$ . A higher  $V_{IN}$  increases the DC current and reduces the program time.  $V_{IN}$  is limited by gate breakdown voltage and available DC current. A large DC current occurs during programming because the transistor width of the output buffer is large. Therefore,  $V_{IN}$  is selected to 1 V in our design. This bias condition is the same as AC stress and is easier to compare the program time between these two methods.

In this session, we focus on PMOS programming to compensate for the die-to-die process variation. If  $V_{TP}$  is higher than  $V_{TN}$  in fabricated chips, NMOS programming is also available.  $M_{PP}$  needs to turn on to provide a DC path and a high reverse body bias can be provided to  $M_N$  to increase  $V_{TN}$ .

## V. CHARGE-PUMPED PULSE GENERATOR

The CPPG is the key building block in the proposed dual-mode boost converter. It converts a low  $V_{IN}$  to a high-amplitude high-duty pulse signal ( $\phi_1$ ) to activate the power transistor  $M_S$ . The conventional approach uses a Dickson charge pump [13], a ring oscillator, and a duty cycle generator, as shown in Fig. 11. The Dickson charge pump converts  $V_{IN}$  to a higher level ( $> 0.5$  V). Fig. 12 shows the simulated output voltages of the 30-stage Dickson charge pump under different output currents and input voltages. The capacitance of each flying capacitor in the charge pump is 1 pF.  $CK_{CP}$  is provided from an on-chip 11-stage CMOS oscillator and the clock frequency depends on  $V_{IN}$ . The duty cycle of the clock signal is 50% and the clock frequency is 200 kHz when  $V_{IN} = 80$  mV. Even though the clock amplitude provided to the circuit is much smaller than  $V_{TH}$ , there still exists the current difference between  $I_{ON}$  and  $I_{OFF}$ . Therefore, the charge pump can still build up the high output voltage from  $V_{IN}$  if the output current is small enough. From the simulation, the output current of the charge pump is limited to 4 nA. To generate a high-amplitude pulse signal with




Fig. 11. Block diagram of conventional approach to generate a high-amplitude high-duty clock signal for boost converter.




Fig. 12. 30-stage Dickson charge pump. (a) Circuit schematic. (b) Simulated dependence of output voltage on output current under different input voltage.

such a low output current, we proposed a charge-pumped pulse generator (CPPG). Fig. 13 shows the block diagram of the proposed circuit. It consists from a Dickson charge pump, a 0.5-V voltage detector ( $VD_3$ ) [5], and some switches. The concept of this scheme is to charge the node  $\phi_1$  without dynamic current and automatically pull  $\phi_1$  to 0 V by detecting  $V_{CP}$ . The trigger voltage of  $VD_3$  is designed to be 0.5 V to limit the pulse amplitude.

Fig. 14 shows the simulated waveforms of the proposed CPPG. Initially,  $V_{CP}$  is smaller than the trigger voltage of  $VD_3$  and  $V_G$  ( $V_D$ ) is low. The charge pump charges the node  $V_{CP}$  and  $\phi_1$ . During the charging cycle, the load current of the charge pump is limited and  $V_{CP}$  pumps up. When  $V_{CP}$  reaches the preset trigger voltage of  $VD_3$  (0.5 V),  $V_G$  provides a pulse signal and pulls the node  $\phi_1$  to low. The delay cell is added to guarantee that the  $\phi_1$  is discharged to low while  $V_{CP}$  still remains high and the charging time of  $\phi_1$  is reduced. Comparing with the conventional approach, the proposed charge pumped pulse generator generates the pulse signal only when the output voltage of the charge pump achieves 0.5 V. Therefore, the power consumption can be reduced. The proposed CPPG provides a solution for generating a 0.5-V pulse signal with sub-1-nW power consumption in CMOS process.




Fig. 13. Block diagram of the proposed sub-1 nW charge-pumped pulse generator (CPPG).




Fig. 14. Simulated waveform of the proposed charge-pumped pulse generator.

## VI. EXPERIMENTAL RESULTS

The test chip was fabricated using 65-nm standard CMOS technology. The microphotograph of the proposed dual-mode boost converter is shown in Fig. 15. The active area including the  $V_{TH}$ -tuned oscillator with HCI, CPPG, the pulse generator and the boost converter is  $0.25 \text{ mm}^2$ . The circuit is measured with an off-chip inductor of  $6.8 \mu\text{H}$  and an off-chip capacitor of  $10 \text{ nF}$ . The number of the off-chip components is same as the typical boost converter without startup mechanism and no additional off-chip devices are required.

Fig. 16 shows the measured dependence of  $V_{DDMIN}$  of the  $V_{TH}$ -tuned oscillator with HCI on program time. To verify  $V_{DDMIN}$  improvement, three test dies were measured. As can be seen,  $V_{DDMIN}$  of the oscillator is reduced to 80 mV in 3 minutes and becomes as low as 70 mV in 10 minutes. The maximum  $V_{DDMIN}$  improvement is 45% in our measured chips. Comparing with AC stress in [5], the test time can be




Fig. 15. Chip micrograph of dual-mode boost converter in 65-nm CMOS.




Fig. 16. Measured dependence of  $V_{DDMIN}$  of  $V_{TH}$ -tuned oscillator with HCI in Fig. 10 on program time for 3 dies.




Fig. 17. Measured dependence of  $V_{DDMIN}$  change on time after program is finished.

reduced by 1/20. Therefore, the test cost can be significantly reduced.

Fig. 17 shows the measured dependences of  $V_{DDMIN}$  variation over the time after the program is finished. The circuit is operating under normal mode and the high reverse body bias is removed.  $V_{DDMIN}$  change is less than 3 mV after 100 hours of operating and gets stable.

Fig. 18 shows measured startup waveforms of the proposed dual-mode boost converter with CPPG under 80 mV  $V_{IN}$ . By applying dual-mode scheme with CPPG,  $V_C$  rises dramatically and reduces the startup time to 4.8 ms. The output voltage  $V_{OUT}$  is obtained after the boost converter is in operation mode. Fig. 19 shows the measured dependence of conversion efficiency on different load current. The proposed circuit achieves the maximum efficiency of 72% and 60% at 50 mV




Fig. 18. Measured startup waveforms of proposed dual-mode boost converter.




Fig. 19. Measured dependence of conversion efficiency on load current.

TABLE I  
COMPARISON WITH PUBLISHED LOW-STARTUP VOLTAGE STEP-UP DC-DC CONVERTERS

Ref	Startup			Peak Efficiency	Program time for Osc.	CMOS process
	Mechanism	Min. Voltage	Startup time			
[9]	Boost converter with mechanical switch	35mV	18ms	58%@ $V_{IN}=50mV$	—	350nm
[5]	Charge pump	95mV	262ms	*72%@ $V_{IN}=100mV$	60min	65nm
[12]	Charge pump	180mV	N/A	N/A	—	65nm
[7]	External Voltage	650mV	N/A	75%@ $V_{IN}=100mV$	—	130nm
This work	Boost converter with CPPG	80mV	4.8ms	*72%@ $V_{IN}=50mV$	3min	65nm

\* The output voltage is not regulated

and 80 mV  $V_{IN}$ , respectively. The conversion efficiency at 50 mV  $V_{IN}$  is higher because the power consumed by the driver circuits is smaller than that of 80 mV  $V_{IN}$ .

The performance comparison with the state-of-the-art step-up DC-DC converter with startup mechanism is shown in Table I. The proposed startup mechanism achieves 4.8 ms startup time and is shortest to date. Among the on-chip startup mechanisms, the lowest startup voltage of 80 mV is achieved. Although the

startup voltage of 35 mV is already implemented in [9], it requires a mechanical switch activated by vibration and is not an on-chip startup mechanism. The proposed  $V_{TH}$ -tuned oscillator by HCI (DC-stress) compensates for the die-to-die process variation reduces the program time to 3 minutes, which is 1/20 of the conventional AC-stress.

## VII. CONCLUSION

A dual-mode boost converter with CPPG is developed in 65-nm CMOS for energy harvesting applications. CPPG generates a high-amplitude (0.5 V) high-duty clock signal with low power consumption (1 nW) to kick start the system. Therefore, an 80 mV startup voltage is achieved and is the lowest in on-chip startup mechanisms. A startup by the boost converter instead of a charge pump reduces the startup-time to 4.8 ms and is the shortest to date. We also proposed a  $V_{TH}$ -tuned oscillator with HCI to compensate for the die-to-die process variation. It achieves 45% of  $V_{DDMIN}$  reduction in the program time of 10 minutes. In addition, the program time can be 20 times shorter than the conventional AC stress, thereby reducing the test cost.

## REFERENCES

- [1] C. Alippi and C. Galperti, "An adaptive system for optimal solar energy harvesting in wireless sensor network nodes," *IEEE Trans. Circuits Syst. I*, vol. 55, pp. 1742–1750, Jul. 2008.
- [2] Y. K. Tan and S. K. Panda, "Energy harvesting from hybrid indoor ambient light and thermal energy sources for enhanced performance of wireless sensor nodes," *IEEE Trans. Ind. Electron.*, vol. 58, pp. 4424–4435, Sep. 2011.
- [3] D. Niyato, E. Hossain, M. M. Rashid, and V. K. Bhargava, "Wireless sensor networks with energy harvesting technologies: A game-theoretic approach to optimal energy management," *IEEE Wireless Commun.*, vol. 14, pp. 90–96, Aug. 2007.
- [4] P.-H. Chen, K. Ishida, X. Zhang, Y. Okuma, Y. Ryu, M. Takamiya, and T. Sakurai, "A 80-mV input, fast startup dual-mode boost converter with charge-pumped pulse generator for energy harvesting," in *Proc. IEEE Asia Solid-State Circuit Conf.*, Nov. 2011, pp. 33–36.
- [5] P. Chen, K. Ishida, K. Ikeuchi, X. Zhang, K. Honda, Y. Okuma, Y. Ryu, M. Takamiya, and T. Sakurai, "A 95-mV startup step-up converter with  $V_{TH}$ -tuned oscillator by fixed-charge programming and capacitor pass-on scheme," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 2011, pp. 216–217.
- [6] Y. M. Sun and X. B. Wu, "Subthreshold voltage startup module for stepup DC-DC converter," *Electron. Lett.*, vol. 46, pp. 373–374, Mar. 2010.
- [7] E. Carlson, K. Stunz, and B. Otis, "20 mV input boost converter for thermoelectric energy harvesting," *IEEE J. Solid-State Circuits*, vol. 45, pp. 741–750, Apr. 2010.
- [8] I. Doms, P. Merken, R. Mertens, and C. Van Hoof, "Integrated capacitive power-management circuit for thermal harvesters with output power 10 to 1000  $\mu$ W," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 2009, pp. 300–301.
- [9] Y. K. Ramadass and A. P. Chandrakasan, "A battery-less thermoelectric energy harvesting interface circuit with 35 mV startup voltage," *IEEE J. Solid-State Circuits*, vol. 46, pp. 333–341, Jan. 2011.
- [10] Linear Technology LTC3108 Datasheet. [Online]. Available: <http://cds.linear.com/docs/Datasheet/3108fa.pdf>
- [11] J. Damascheke, "Design of a low-input-voltage converter for thermoelectric generator," *IEEE Trans. Ind. Appl.*, vol. 33, no. 5, pp. 1203–1207, Sep. 1997.

- [12] P. Chen, K. Ishida, X. Zhang, Y. Okuma, Y. Ryu, M. Takamiya, and T. Sakurai, "0.18-V input charge pump with forward body biasing in startup circuit using 65 nm CMOS," in *Proc. IEEE Custom Integrated Circuits Conf. (CICC)*, 2010, pp. 239–242.
- [13] J. F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," *IEEE J. Solid-State Circuits*, vol. SC-11, pp. 374–378, Jun. 1976.



DC/DC converters, and low-voltage low-power CMOS analog circuits.

**Po-Hung Chen** (S'10) received the B.S. degree in electrical engineering from National Sun Yat-sen University, Kaohsiung, Taiwan, in 2005 and the M.S. degree in electronics engineering from National Chiao Tung University, Hsinchu, Taiwan, in 2007. In 2012, he received the Ph.D. degree in electrical engineering from the University of Tokyo.

He is currently a project researcher at the Institute of Industrial Science (IIS), the University of Tokyo, Tokyo, Japan. His research interests focus on low voltage CMOS DC/DC converters, fully integrated



renewable energy harvesting.

**Xin Zhang** (S'06–M'08) received the B.S. degree in electronics engineering from Xi'an Jiaotong University, Xi'an, China, in 2003, and the Ph.D. degree in microelectronics from Peking University, Beijing, China, in 2008.

Since 2008, he has been a project researcher with the Institute of Industrial Science (IIS), the University of Tokyo, Tokyo, Japan. His research interests include low-voltage low-power analog and mixed-signal circuits, variation aware circuits, power management integrated circuits, and



associate. His research interests include low-voltage low-power CMOS circuits, on-chip power supply circuits, and large-area flexible electronics.

Dr. Ishida is a member of IEEE and IEICE.

**Koichi Ishida** (S'00–M'06) received the B.S. degree in electronics engineering from the University of Electro-Communications, Tokyo, Japan, in 1998, and received the M.S. and Ph.D. degrees in electronics engineering from the University of Tokyo, Tokyo, Japan, in 2002 and 2005, respectively.

He joined Nippon Avionics Co., Ltd. Yokohama, Japan in 1989, where he developed high-reliability hybrid microcircuits for aerospace programs. Since July 2007, he has been working at Institute of Industrial Science, the University of Tokyo as a research

associate. His research interests include low-voltage low-power CMOS circuits, on-chip power supply circuits, and large-area flexible electronics.



systems for ubiquitous computing. Currently, he is a visiting researcher at the Extremely Low Power LSI Laboratory, Institute of Industrial Science, University of Tokyo, since 2009. He is interested in power supply circuits for extremely low-power LSI circuits and systems.

**Yasuyuki Okuma** received the B.S. and M.S. degrees in electrical engineering from the Tokyo University of Science, Japan, in 1997 and 1999, respectively.

In 1999, he joined Central Research Laboratory, Hitachi, Ltd., Japan, where he was engaged in the research and development of low-power analog circuit techniques for HDD driver and RF-IC. From 2003 through 2006, he was a visiting researcher at YRP Ubiquitous Networking Laboratory, doing research in the field of low-power circuits and





**Yoshikatsu Ryu** graduated from Kobe City College of Technology in 1992.

In 1992, he joined Sharp Corporation, Nara, Japan. From 1992 to 2001 he was involved in the development of semiconductor processing technology, and from 2001 to 2009 he was engaged in the circuit design of analog LSIs. Currently, he is a visiting researcher at the Extremely Low Power LSI Laboratory, Institute of Industrial Science, University of Tokyo, since 2009. His current interests are low-voltage low-power CMOS charge

pump circuits.



**Makoto Takamiya** (S'98–M'00) received the B.S., M.S., and Ph.D. degrees in electronic engineering from the University of Tokyo, Japan, in 1995, 1997, and 2000, respectively.

In 2000, he joined NEC Corporation, Japan, where he was engaged in the circuit design of high speed digital LSIs. In 2005, he joined the University of Tokyo, Japan, where he is an Associate Professor at the VLSI Design and Education Center. His research interests include the circuit design of low-power RF circuits, ultra-low-voltage digital circuits, and

large-area electronics with organic transistors.

Dr. Takamiya is a member of the technical program committee for the IEEE Symposium on VLSI Circuits and the IEEE Custom Integrated Circuits Conference (CICC).



**Takayasu Sakurai** (S'77–M'78–SM'01–F'03) received the Ph.D. degree in electrical engineering from the University of Tokyo, Japan, in 1981.

In 1981 he joined Toshiba Corporation, where he designed CMOS DRAM, SRAM, RISC processors, DSPs, and SoC Solutions. He has worked extensively on interconnect delay and capacitance modeling known as the Sakurai model and the alpha power-law MOS model. From 1988 through 1990, he was a visiting researcher at the University of California Berkeley, where he conducted research

in the field of VLSI CAD. Since 1996, he has been a Professor at the University of Tokyo, working on low-power high-speed VLSI, memory design, interconnects, ubiquitous electronics, organic ICs and large-area electronics. He has published more than 600 technical publications, including 100 invited presentations and several books, and has filed more than 200 patents.

Prof. Sakurai will be an executive committee chair for VLSI Symposia and a steering committee chair for IEEE A-SSCC from 2010. He served as a conference chair for the Symposium on VLSI Circuits, and ICICDT, a vice chair for ASPDAC, a TPC chair for the A-SSCC, and VLSI Symposium, an executive committee member for ISLPED and a program committee member for ISSCC, CICC, A-SSCC, DAC, ESSCIRC, ICCAD, ISLPED, and other international conferences. He is a recipient of the 2010 IEEE Donald O. Pederson Award in Solid-State Circuits, 2010 and 2011 IEEE Paul Rappaport award, 2010 IEICE Electronics Society award, 2009 achievement award of IEICE, 2005 IEEE ICICDT award, 2004 IEEE Takuo Sugano award and 2005 P&I patent of the year award and four product awards. He gave the keynote speech at more than 50 conferences including ISSCC, ESSCIRC and ISLPED. He was an elected AdCom member for the IEEE Solid-State Circuits Society and an IEEE CAS and SSCS distinguished lecturer. He is a STARC Fellow, IEICE Fellow and IEEE Fellow.