# 93% Power Reduction by Automatic Self Power Gating (ASPG) and Multistage Inverter for Negative Resistance (MINR) in 0.7V, 9.2µW, 39MHz Crystal Oscillator

Shunta Iguchi<sup>1</sup>, Akira Saito<sup>2</sup>, Yunfei Zheng<sup>1</sup>, Kazunori Watanabe<sup>2</sup>, Takayasu Sakurai<sup>1</sup>, and Makoto Takamiya<sup>1</sup> <sup>1</sup>University of Tokyo, Tokyo, Japan, <sup>2</sup>Semiconductor Technology Academic Research Center (STARC), Yokohama, Japan

## Abstract

In order to reduce the power consumption of a crystal oscillator (XO), an automatic self power gating (ASPG) and a multistage inverter for a negative resistance (MINR) are proposed. By combining ASPG and MINR, the measured power of a 39-MHz XO in 40-nm CMOS decreases by 93% from  $139\mu$ W to  $9.2\mu$ W, which is the lowest power in the published XO's at 0.7V.

## Introduction

Fig. 1 shows a target application of a proposed crystal oscillator (XO). XO must be always powered ON not only in an active mode but also in a stand-by mode. The power reduction of XO is important, because XO dominates the power in the stand-by mode. In the active mode, a low phase noise of XO is required for RF blocks, while the low phase noise is not required in the stand-by mode, because the RF blocks are powered OFF. Therefore, in this paper, a new low power mode of XO with an automatic self power gating (ASPG) is proposed. A multistage inverter for a negative resistance (MINR) is also proposed to reduce the power.

## Multistage Inverter for Negative Resistance (MINR)

Figs. 2 (a) and (b) show schematics of a conventional Pierce XO and a proposed XO with MINR. Comparing Figs. 2 (a) and (b), a one-stage CMOS inverter for the negative resistance necessary for the oscillation of XO is replaced with three-stage CMOS inverters in Fig. 2 (b). In the conventional Pierce XO, short-circuit current in a CMOS inverter is large, because the input signal is a sinusoidal wave as shown in Fig. 2 (a), thereby increasing the power consumption of XO. In order to reduce the short-circuit current, MINR is proposed. Fig. 3 shows simulated waveforms of XO with MINR. The waveforms at X2 and X3 are rectangular waves, thereby reducing the short-circuit current of Inv2 and Inv3. The power consumption of Inv1 is much lower than that in Fig. 2 (a), because the gate width of Inv1 is one-tenth of that in Fig. 2 (a).

## Automatic Self Power Gating (ASPG)

XO can keep the oscillation for a while without the negative resistance, because the quartz crystal has a very high Q (> 10000). In order to investigate the duration of the oscillation without the negative resistance, Fig. 4 shows measured waveforms of Gating and X1 shown in Fig. 2 (c). Gating is controlled from an off-chip pulse generator to switch SW1, SW2, and SW3. The damping time is 2.5ms, which corresponds to 100k cycles of 39-MHz clock. By use of the long damping time of XO, ASPG is proposed to reduce the power of XO. Fig. 2 (c) shows a schematic of a proposed XO with MINR and ASPG. Comparing Figs. 2 (b) and (c), three switches (SW1, SW2, and SW3) and a switch controller are added in Fig. 2 (c). In ASPG, the negative resistance is intermittently powered OFF to save the power. After XO is powered OFF, the amplitude of X1 attenuates as shown in Fig. 4. When the amplitude is less than a preset level, the switch controller turns on the three switches. Fig. 5 shows a schematic of the switch controller. In order to detect the amplitude, in stead of a conventional continuous time comparator which consumes a lot of power, two inverter chains with different threshold voltages are used to save the power. The simulated power consumption of the switch controller is  $1.3\mu$ W. Fig. 6 shows a timing chart of the switch controller. When the amplitude of Out is less than a preset level ( $V_{REF}$ ),  $X_{HVT}$  goes to low and Gating goes to high. As a result, XO is powered ON.

Thus, the amplitude of Out is kept higher than  $V_{REF}$ .

## **Experimental Results**

The proposed XO with MINR and ASPG is fabricated in 40-nm CMOS process. Fig. 7 shows a die photo and layout. Table I shows a performance summary. Fig. 8 shows a measured power supply voltage  $(V_{DD})$  dependence of the power consumption. The conventional Pierce XO [1], XO with MINR, and XO with MINR and ASPG are compared. The minimum power of XO with MINR and ASPG is  $9.2\mu$ W at V<sub>DD</sub> = 0.7V, because the negative resistance is maximum at 0.7V At  $V_{DD} = 0.7V$ , MINR reduces the power by 50%. ASPG reduces the power by 87%, because the power ON duty is 6.7%. Thus, MINR and ASPG reduce the power by 92% from 139µW to 9.2µW.

Fig. 9 shows measured waveforms of Gating and Out in XO with MINR and ASPG at 0.7V. The amplitude of Out is kept to 0.2V by ASPG. The waveform of Out looks similar between power OFF and power ON. The startup times with and without ASPG are compared. Figs. 10 (a) and (b) show measured startup waveforms of Gating and X1 in XO with and without ASPG, respectively. ASPG reduce the startup time by 20% from 259µs to 208µs. Fig. 11 shows a measured amplitude dependence of the power consumption and the startup time in XO with MINR and ASPG at 0.7V. With decreasing the amplitude, the power consumption is decreased and the startup time is increased. Therefore, the power consumption and the startup time are the trade-off in ASPG. Fig. 12 shows a measured  $V_{\mbox{\scriptsize DD}}$  dependence of the frequency accuracy with and without ASPG. The frequency accuracy across V<sub>DD</sub> from 0.6V to 0.9V is -4 to +4 ppm without ASPG and -29 to +7 ppm with ASPG. The degradation of the frequency accuracy due to ASPG is acceptable.

Fig. 13 shows measured phase noise of XO with and without ASPG at 0.7V. By introducing ASPG, the phase noise at 1-MHz frequency offset degrades by 38dB. The phase noise with ASPG at 1-MHz frequency offset is -112dBc/Hz. The phase noise is not acceptable for RF circuits, while it is acceptable for logic circuits.

Table II shows a comparison with previously reported crystal oscillators [1-4]. 9.2 $\mu$ W in this work is the lowest power at 0.7V in the published XO's. Though 4.1 $\mu$ W is reported in [1], the startup time dramatically increases as V<sub>DD</sub> is reduced as modeled in [2]. In order to reduce the power, an analog-based amplitude control is shown in [4], which fails to work below 1V. Therefore, the digital-based amplitude control shown in this paper is important to reduce the power of sub-1V XO's.

## Conclusions

A new low power mode of XO enabled by ASPG is proposed and demonstrated for the first time. ASPG reduce the power and the startup time by 87% and 20%, respectively, at the cost of 38-dB phase noise degradation.

## Acknowledgment

This work was carried out as a part of Extremely Low Power (ELP) project supported by METI and NEDO.

#### References

- A. Saito et al., ISLPED, pp. 33-38, 2012.
  E. Vittoz et al., JSSC, pp. 774-783, 1988.
  D. Aebischer et al., ISSCC, pp. 999-1005, 1997.
  R. van Langevelde et al., RFIC, pp. 113-116, 2009.



2013 Symposium on VLSI Circuits Digest of Technical Papers C143