PAPER Special Section on Solid-State Circuit Design — Architecture, Circuit, Device and Design Methodology

Design and Analysis of Ultra-Low Power Glitch-Free Programmable Voltage Detector Based on Multiple Voltage Copier

Teruki SOMEYA^{†a)}, *Student Member*, Hiroshi FUKETA[†], Kenichi MATSUNAGA^{††}, Hiroki MORIMURA^{††}, *Members*, Takayasu SAKURAI[†], *Fellow*, and Makoto TAKAMIYA[†], *Member*

SUMMARY This paper presents an ultra-low power and temperatureindependent voltage detector with a post-fabrication programming method, and presents a theoretical analysis and measurement results. The voltage detector is composed of a programmable voltage detector and a glitch-free voltage detector to realize both programmable and glitch-free operation. The programmable voltage detector enables the programmable detection voltages in the range from 0.52 V to 0.85 V in steps of less than 49 mV. The glitch-free voltage detector enables glitch-free operation when the supply voltage is near 0 V. A multiple voltage copier (MVC) in the programmable voltage detector is newly proposed to eliminate the tradeoff between the temperature dependence and power consumption. The design consideration and a theoretical analysis of the MVC are introduced to clarify the relationship between the current in the MVC and the accuracy of the duplication. From the analysis, the tradeoff between the duplication error and the current of MVC is introduced. The proposed voltage detector is fabricated in a 250 nm CMOS process. The measurement results show that the power consumption is 248 pW and the temperature coefficient is 0.11 mV/°C. key words: voltage detector, voltage reference, low power, low voltage, multiple voltage copier

1. Introduction

Energy harvesting has attracted considerable attention since it can realize energy-autonomous applications, and many battery-free applications using energy harvesting have been proposed [1]–[5]. RF energy harvesting [6] is one of the energy harvesting approaches that produces energy from ambient RF signals. Although it can only obtain a small amount of energy, it is more stable than energy harvesting from solar and wind energy [7]. Figure 1 (a) shows a block diagram of a typical IoT node with RF energy harvesting. The antenna receives an RF signal (e.g., 920 MHz). Then, the charge pump converts the RF signal into a DC voltage (V_{DD}) and charges the output capacitor C1. Before the energy harvesting operation starts, V_{DD} is 0 V. Once it starts, V_{DD} increases gradually with the charging current from the charge pump. Since the charging current is very small (e.g., $1\mu A$ [8] or 1 nA [6]), during the charging period, the output switch M_1 must be turned off completely to prevent the charging current from flowing into the output load. The voltage detector (VD) monitors V_{DD} and turns the output switch M_1 on or off depending on the value of V_{DD} . Figure 1 (b) shows an



Fig.1 Example of IoT node with RF energy harvesting. (a) Block diagram. (b) Waveform illustrating operation sequence.

operation sequence of the IoT node shown in Fig. 1 (a). At the start of the charging, V_{DD} gradually increases from 0 V since the output power of the antenna is very small. While the charge pump charges C₁, the VD keeps M₁ off. When V_{DD} reaches a predefined detection voltage (V_{DETECT}), the VD turns M₁ on and the load circuits start their operation. Since the VD is directly connected to the output node of the charge pump, it must have very low power consumption of less than 1 nA [6]. The VD must operate from 0 V without any glitch in V_{OUT}, otherwise it will mistakenly turn M₁ on and spoil the energy harvesting. Furthermore, V_{DETECT} must be robust against variation in the process, voltage, and temperature (PVT).

In this paper, a novel circuit scheme for a VD [9] is introduced to achieve ultra-low power operation, robustness against PVT variations, and glitch-free operation at the same time. The theoretical analysis and design consideration of the proposed VD is added to [9].

This paper is organized as follows. In Sect. 2, the conventional VDs are introduced with emphasis on their problems. In Sect. 3, the concept of the proposed glitch-free and programmable VD is described. Section 4 introduces the design consideration of the proposed multiple voltage copier. Section 5 gives measurement results and a comparison with

Manuscript received July 15, 2016.

Manuscript revised October 14, 2016.

 $^{^\}dagger The authors are and was with The University of Tokyo, Tokyo, 153–8505 Japan.$

^{††}The authors are with NTT Device Innovation Center, NTT Corporation, Atsugi-shi, 243–0198 Japan.

a) E-mail: teruki@iis.u-tokyo.ac.jp

DOI: 10.1587/transele.E100.C.349



Fig.2 (a) Circuit schematic and (b) input-output characteristic of commercially available voltage detectors [10]–[12].

other VDs. Finally, conclusions are described in Sect. 6.

2. Issues with Conventional Voltage Detectors

2.1 Glitch-Free and Programmable Operation

Figures 2 (a) and (b) show a circuit schematic and an inputoutput characteristic of commercially available VDs [10]– [12], respectively. The VD is composed of a voltage divider for V_{IN} , a voltage reference generator, and a comparator. When the input voltage (V_{IN}) is lower or higher than V_{DETECT} , V_{OUT} is low or high, respectively. V_{DETECT} is expressed as follows:

$$V_{\text{DETECT}} = \frac{V_{\text{REF}}}{k} \quad (0 < k < 1), \tag{1}$$

where k is the division ratio of the voltage divider for V_{IN} . V_{REF} is the supply voltage from the voltage reference circuit. In most cases, V_{DETECT} is factory-trimmed by changing the value of k. The voltage reference circuit is an important part in that it dominates the power consumption of the VD and determines the temperature dependence of V_{DETECT}. Typical voltage reference circuit is bandgap reference (BGR), on the other hand, the power consumption of BGR is usually over 10 nW. It also limits the operation voltage of the VD since the typical minimum operation voltage of BGR is over 1 V. An ultra-low power 2-transistor voltage reference was proposed in [13]. Though it operates at 0.5 V supply voltage with sub-10 pW power consumption, V_{REF} is sensitive to the process variation because V_{REF} is determined by the threshold voltages of the transistors in the voltage reference circuit. With the voltage reference [13], the power consumption of the VD is reduced, on the other hand, VDETECT varies by the process variation. Some post-fabrication programming methods are required to compensate for the variation in V_{DETECT}. In this work, a post-fabrication programming method is proposed.

Another problem of the commercially available VD is the glitch in V_{OUT} . Compared with VDs for hardware reset detection such as Brown-out Reset (BOR), VDs for energy harvesters with small output power must operate even though V_{IN} is near 0 V as mentioned in Sect. 1. The minimum operating voltage (V_{MIN}), however, is defined in commercially available VDs. As shown in Fig. 2 (b), when V_{IN} is between 0 V and V_{MIN} , V_{OUT} is undefined and sometimes



Fig.3 (a) Circuit schematic and (b) input-output characteristic of glitch-free voltage detector [14].



Fig.4 (a) Circuit schematic and (b) input-output characteristic of conventional programmable voltage detector.

a glitch is generated, which spoils the power charging in the energy harvesting.

Figure 3 shows the 1.6 nW glitch-free VD proposed in [14]. As shown in Fig. 3 (b), the VD has no glitch in V_{OUT} , whereas V_{DETECT} is fixed. In addition, V_{DETECT} has a large temperature coefficient (TC) which is calculated to be 2.0 mV/°C using typical transistor parameters. In [15], a VD for miniature sensor nodes was proposed. Although the VD realized sub-1 nW operation, the programmability of V_{DETECT} was not discussed and V_{DETECT} had a large TC of 1.5 mV/°C.

2.2 Low Power and Temperature-Variation-Tolerant Operation of Programmable Voltage Detector

A simple idea for realizing a post-fabrication programmable VD is to use a voltage reference with a resistance ladder

as shown in Fig. 4. A multiplexer (MUX) which is implemented with transistor switches, selects the output voltage of the programmable voltage reference to achieve a suitable V_{DETECT}. The problem of the scheme, however, is that there is a tradeoff between the temperature dependence of the output voltage of the programmable voltage reference (V_{REF1}) and the power consumption required to generate V_{REF1}. Ideally, the MUX has no leakage current, that is, I_{B1}, I_{B2}, and $I_{BN} = 0$ and $I_1 = I_2$. Then, the TC of V_{REF1} is equal to that of V_{REF}. In reality, the switches in the MUX have leakage currents [16]. Without a sufficient I_1 , the temperature dependence of V_{REF1} is inferior to that in the ideal case. The voltage reference must drive a large I_1 , which causes an increase in the power consumption of the voltage reference. The TC of V_{REF1} and the power consumption of the voltage reference have a tradeoff relationship. The tradeoff is later quantitatively shown in Fig. 14.

3. Proposed Glitch-Free Programmable Voltage Detector

3.1 Glitch-Free and Programmable Operation

Figures 5 (a) and (b) show a block diagram and the concept of the proposed glitch-free programmable VD, respectively. As shown in Fig. 5, by combining the programmable VD with the glitch, and the glitch-free VD with a fixed V_{DETECT}, both glitch-free and programmable operation are achieved when V_{MIN} < V_{DETECT2} < V_{DETECT1}, where V_{DETECT1} and V_{DETECT2} are the detection voltages of the programmable VD and the glitch-free VD respectively. Table 1 summarizes the four VDs regarding their programmability and glitchfree operation. Figure 6 shows a schematic of the entire circuit of the proposed VD. All MOSFETs operate in the subthreshold region, which enables the ultra-low power consumption of the proposed VD. The body node and the source



Fig.5 (a) Block diagram and (b) concept of proposed glitch-free programmable voltage detector.

node are shorted in pMOSFETs in the proposed VD to avoid the body effect. Assuming that the proposed VD is applied to the RF energy harvesting shown in Fig. 1, the output node of the VD (V_{OUTB}) is designed to be high/low when V_{IN} is lower/higher than V_{DETECT}. In the proposed programmable VD, the voltage reference is implemented with two stacked pMOSFETs with different threshold voltages (V_{TH}) , which is a similar concept to that in [13], in which two stacked nMOSFETs with different values of V_{TH} are implemented. The V_{TH} difference is approximately 0.4 V. In our design, the target V_{DETECT} is set to 0.7 V. On the other hand, from the corner analysis in the SPICE simulation, the target V_{DETECT} varies $\pm 60 \text{ mV}$ with the process variation of the pMOSFETs. Then, the programmability in V_{DETECT} is set to cover the effect of the process variation. To reduce the step of the programmable V_{DETECT} , voltage dividers are added to both V_{IN} and V_{REF} . The MUX in the proposed VD adopts low-V_{TH} MOSFETs as the switches to enable the low voltage operation of the VD and achieve the low voltage V_{DETECT} . When V_{IN} is lower voltage than the V_{TH} of the low-V_{TH} MOSFET, the programmable VD does not operate properly, which causes the glitch in V_{OUT1} . On the other hand, the glitch in V_{OUTB} is removed thanks to the glitch-free VD.

In this work, a glitch-free temperature-variationtolerant VD is newly proposed. As shown in Fig. 6, the VD is composed of two stacked pMOSFETs M_8 and M_9 with different V_{TH} . When V_{IN} is lower than $V_{DETECT2}$, the current on M_9 (I₉) is much larger than the current on M_8 (I₈), then V_{OUT2} is kept to 0 V. As V_{IN} increases, I₈ increases exponentially, and once I₈ exceeds I₉, the voltage level of V_{OUT2} changes from 0 V to V_{IN} . At the point, the drain to source voltages of M_8 and M_9 are over $3V_T$. The currents of M_8 and M_9 are expressed as follows [17]:

$$I_8 = \mu_8 C_{\text{OX8}} \frac{W_8}{L_8} V_{\text{T}}^2 \exp\left(\frac{V_{\text{IN}} - |V_{\text{TH8}}|}{m_8 V_{\text{T}}}\right),\tag{2}$$

$$I_{9} = \mu_{9} C_{\text{OX9}} \frac{W_{9}}{L_{9}} V_{\text{T}}^{2} \exp\left(\frac{-|V_{\text{TH9}}|}{m_{9} V_{\text{T}}}\right),\tag{3}$$

where m_8 (m_9), V_{TH8} (V_{TH9}), and μ_8 (μ_9) are the body-effect coefficient, the threshold voltage of transistor M_8 (M_9), and the mobility of the transistor, respectively. V_T is the thermal voltage (= k_BT/q), k_B is the Boltzmann constant, T is the absolute temperature, and q is the elementary charge. W_8

Table 1 Summary of four voltage detectors.

		Glitch-free V _{оит}	Programmable V _{DETECT}	
Conventional	Commercial VD (Fig. 2)	No	No	
	Glitch-free VD (Fig. 3)	Yes 🗸	No	
	Programmable VD (Fig. 4)	No	Yes 🗸	
Proposed glitch-free programmable VD (Fig. 5)		Yes 🗸	Yes 🗸	



Programmable voltage detector

Fig. 6 Schematic of circuit proposed glitch-free programmable voltage detector.

 (W_9) and L_8 (L_9) are the gate width and length of each transistor and C_{OX8} (C_{OX9}) is the gate capacitance per unit area of each transistor. From (2) and (3), $V_{DETECT2}$ is calculated as follows.

$$V_{\text{DETECT2}} = \left(|V_{\text{TH8}}| - \frac{m_8}{m_9} |V_{\text{TH9}}| \right) + m_8 V_{\text{T}} \ln \left(\frac{\mu_9 C_{\text{OX9}} W_9 L_8}{\mu_8 C_{\text{OX8}} W_8 L_9} \right)$$
(4)

In (4), by sizing M_8 and M_9 properly, the temperature dependence of the $V_{DETECT2}$ can be mitigated since the TC of the first and the second terms are opposite characteristics [18]. In our design, the sizing ratio of the glitch-free VD (W_9L_8/W_8L_9) is decided by the SPICE simulation to minimize the temperature dependence of the $V_{DETECT2}$. $V_{DETECT2}$ is expressed as about the difference of threshold voltages between high- V_{TH} pMOSFET and low- V_{TH} pMOSFET. Figure 7 shows the input-output characteristics of the glitch-free temperature-tolerant VD obtained by SPICE simulation. The simulated TC of $V_{DETECT2}$ is less than 0.1 mV/°C.

The conventional AND or NAND gate for the VD shown in Fig.5 (a) has a minimum operating voltage (V_{MIN2}) [19] which may cause a glitch in V_{OUTB} . To eliminate this possibility, a new NAND gate is proposed as shown in Fig. 6. Using the proposed NAND gate, V_{OUTB} is fixed to V_{IN} when $V_{IN} < V_{MIN2}$. The NAND gate is composed of M_4 , M_5 , and M_6 , which are high- V_{TH} transistors, and M_7 ,



Fig.7 Input-output characteristics of proposed glitch-free voltage detector obtained by SPICE simulation.

which is a low-V_{TH} transistor. When V_{IN} is 0 V, the gate-tosource voltage of all the transistors is 0 V, then the leakage current of M_7 is much larger than the currents in the other transistors because V_{TH} of M_7 is lower than that for other transistors. While V_{IN} is increasing, the leakage current on M_7 increases V_{OUTB} to V_{IN}. Figure 8 shows the inputoutput characteristics of the proposed VD with a conventional NAND gate and with the proposed NAND gate, obtained by SPICE simulation. With the conventional NAND gate, a glitch is generated in V_{OUTB} when V_{IN} is less than 0.5 V. In contrast, the glitch in V_{OUTB} is removed with the proposed NAND gate.

3.2 Multiple Voltage Copier for Low Power and Temperature-Variation-Tolerant Programmable Operation

To solve the tradeoff between the power consumption and the temperature dependence of the programmable voltage detector as described in Sect. 2, a multiple voltage copier (MVC) is newly proposed and inserted between the voltage divider used for the voltage reference and the MUX. The MVC is a multiple-input and multiple-output voltage buffer. In the MVC in Fig. 6, M₀ is the current source with a subthreshold leakage current ($V_{GS} = 0$) of I_{C0} , and the other transistors (M1, M2, and MN) are serially stacked. The source currents (I_{C0}, I_{C1}, I_{C2}, and I_{CN}) are sufficiently larger than the leakage currents (I_{B0}, I_{B1}, and I_{BN}) of the switches to avoid the voltage drop and the temperature dependence of selectable output nodes $(V'_{REF}, V'_1, and V'_N)$. Then, an interesting characteristic of the MVC is that each input voltage is equal to each output voltage ($V_{REF} = V'_{REF}$, $V_1 = V'_1$, and $V_N = V'_N$ because $I_{C0} = I_{C1} = I_{C2} = I_{CN}$ and $V_{GS} = 0$ for all transistors in the MVC. Thus, in the MVC, multiple input voltages are simultaneously copied to multiple output voltages. The power overhead of the MVC is 56 pW at 0.8 V.

In Fig. 4 (a) and Fig. 6, the supply currents for the voltage references must be sufficiently larger than I_1 to eliminate the voltage drop and the temperature dependence of each V_{REF} . By inserting the MVC between the voltage divider and the MUX in Fig. 6, $I_{A0} = I_{A1} = I_{AN} = 0$ and I_1 can be greatly reduced compared with I_1 in Fig. 4 (a), which enables the power reduction in the voltage reference in Fig. 6. Thus, the tradeoff between the power consumed to generate V_{REF1} and the temperature dependence of V_{REF1} in the conventional programmable VD is solved by using the MVC. In the SPICE simulation, the current on MVC is set to 10 times larger than the amount of the leakage currents of the MUX in the target temperature range.



Fig. 8 Input-output characteristic of voltage detector with or w/o proposed NAND obtained by SPICE simulation.

4. Design Consideration and Theoretical Analysis of MVC

In the Sect. 3, the MVC was newly proposed as a multipleinput and multiple-output voltage buffer. Ideally, the MVC copies multiple input voltages to the multiple output nodes simultaneously without any duplication errors. In fact, owing to the load current in each output node, a slight error, which is the difference between the input voltage and output voltage, is generated in the duplication. The duplication error is dependent on the current in the MVC and the load current in each output node. In this section, the design consideration and a theoretical analysis of the MVC are introduced to clarify the relationship between the current in the MVC and the accuracy of the duplication.

The model used for the analysis is shown in Fig. 9. $\Delta V_i = V'_i - V_i$ (i = 1, 2, ..., N) is the duplication error in each output node. Assuming that each transistor is sufficiently large, the effect of random variation is neglected. To simplify the analysis, each load current is assumed to be the same (I_{O1} = I_{O2} = ... I_{ON} = I_O). Assuming for V_{DS} of each transistor is sufficiently large (> 3V_T), the drain currents of M₀ and M_i are expressed as follows:

$$I_{\rm D0} = I_{\rm S} \exp\left(\frac{-|V_{\rm TH}|}{mV_{\rm T}}\right),\tag{5}$$

$$I_{\rm Di} = I_{\rm D0} - \sum_{k=1}^{l} I_{\rm Ok} = I_{\rm S} \exp\left(\frac{\Delta V_{\rm i} - |V_{\rm TH}|}{mV_{\rm T}}\right).$$
 (6)

where

$$I_{\rm S} = \mu C_{\rm OX} \frac{W}{L} V_{\rm T}^2,\tag{7}$$

where μ and C_{OX} are the mobility and gate capacitance of



Fig. 9 Circuit schematic of MVC for theoretical analysis.



Fig. 10 Comparison of SPICE simulation result and (11) for temperature dependence of ΔV_N when N = 8 and $I_{LEAK,N}/I_{D0} = 0.1$ at temperature of -20° C.

the transistor respectively. From (5) and (6), the ratio of I_{D0} to I_{Di} is

$$\frac{I_{\rm Di}}{I_{\rm D0}} = \exp\left(\frac{\Delta V_{\rm i}}{mV_{\rm T}}\right) = 1 - \frac{I_{\rm LEAK,i}}{I_{\rm D0}},\tag{8}$$

where

$$I_{\text{LEAK},i} = \sum_{k=1}^{i} I_{\text{Ok}}.$$
(9)

From (8) and (9), ΔV_i is given as follows.

$$\Delta V_{\rm i} = m V_{\rm T} \ln \left(1 - \frac{I_{\rm LEAK,i}}{I_{\rm D0}} \right) \tag{10}$$

When $I_{LEAK,i}/I_{D0}$ is sufficiently small (< 0.1), ΔV_i is approximated as

$$\Delta V_{\rm i} \approx -mV_{\rm T} \frac{I_{\rm LEAK,i}}{I_{\rm D0}},\tag{11}$$

From (11), the conditions for the worst ΔV_i are introduced.

- 1) The absolute value of the duplication error $(|\Delta V_i|)$ is the largest when i = N. That is, designers have to consider ΔV_N to evaluate the worst duplication error in the MVC.
- 2) The TC of ΔV_i is positive as shown in Fig. 10 since the temperature dependence of $-1/I_{D0}$ is dominant in (11). It implies that the $|\Delta V_i|$ is the largest at the lowest temperature in the designer's target temperature range.

To verify the consistency of the analysis, SPICE simulations were conducted. Figure 10 shows a comparison of the SPICE simulation results for the temperature dependence of ΔV_N in the target range of -20° C to 80° C with that given by (11). The body-effect coefficient m is determined from the characteristics of the pMOSFET at -20° C in the SPICE simulation. I_{LEAK,N}/I_{D0} is set to 0.1 at -20° C. The SPICE simulation results are in agreement with (11) within an error of 11%. The simulation results and (11) show that the TC of ΔV_N is positive and that the largest $|\Delta V_N|$ occurs at the lowest temperature in the target range. From (11), ΔV_N and I_{D0}



Fig.11 Dependence of ΔV_N on supply current to load current ratio ($I_{LEAK,N}/I_{D0}$) obtained by SPICE simulation and (11) when N = 8 and temperature is -20° C.

have a tradeoff relationship. Figure 11 shows the relationship between $I_{LEAK,N}/I_{D0}$ and ΔV_N . ΔV_N is proportional to $I_{LEAK,N}/I_{D0}$. This means that to reduce the duplication error in the MVC to within a certain voltage, the MVC requires a sufficient value of I_{D0} . To maintain the duplication error in the MVC (= ΔV_N) below ΔV_{URS} , the following equation must be satisfied:

$$I_{\rm D0} \ge I_{\rm D0,min} = \frac{mk_{\rm B}T_{\rm MIN}I_{\rm LEAK,N}}{q} \frac{1}{\Delta V_{\rm URS}},\tag{12}$$

where T_{MIN} is the lowest target temperature and ΔV_{URS} is the acceptable error defined by designers. Equation (12) means that once T_{MIN} , $I_{LEAK,N}$, and ΔV_{URS} are defined by designers, the optimum I_{D0} (= $I_{D0,min}$) is automatically given by (12).

5. Measurement Results

A test chip is fabricated in a 2.5 V 250 nm CMOS process. Figure 12 shows a chip photograph of the proposed VD. The core area is $76 \,\mu$ m by $120 \,\mu$ m.

Figure 13 shows the simulated and measured inputoutput characteristics of V_{OUT1} , V_{OUT2} , and V_{OUTB} for the proposed glitch-free programmable VD in Fig. 6. When V_{IN} is near 0 V, there is a glitch in V_{OUT1} . Owing to the combination of the glitch-free VD and the programmable VD, the glitch is removed from V_{OUTB} . The voltage level of V_{OUTB} is maintained at V_{IN} when V_{IN} is lower than V_{DETECT}. To clarify the tradeoff between the power consumed to generate V_{REF1} and the temperature dependence of V_{REF1}, Fig. 14 shows the power supply current dependence of the TC for V_{REF1} with and without the MVC. For V_{REF1} without the MVC, the results are obtained by SPICE simulation of the circuits in Fig. 4 (a), where the voltage reference shown in Fig. 6 is used and the transistor gate width of the voltage reference is varied to change I₁ in the simulation. As the power supply current is reduced, the TC increases, which indicates a tradeoff between the power consumption and the TC. A measured result is shown for



Fig. 12 Die photograph and layout of proposed glitch-free programmable voltage detector fabricated in 250 nm CMOS process.



Fig. 13 Simulated and measured input-output characteristics of proposed glitch-free programmable voltage detector.



Fig. 14 Power supply current dependence of temperature coefficient for V_{REF1} with and without proposed multiple voltage copier (MVC).

 V_{REF1} with the MVC. By introducing the MVC, the tradeoff is solved, and both a low supply current (92 pA) and a low TC (0.10 mV/°C) are simultaneously achieved. Figure 15 shows the measured programmable V_{DETECT} in the proposed glitch-free programmable VD. The programmable range of V_{DETECT} is from 0.52 V to 0.85 V in steps of less than 49 mV. The programming step ensures the safe operating tolerance V_{DD} of ±5% in the load circuit. Figure 16 (a) shows the measured temperature dependence of V_{DETECT} for five dies. Figure 16 (b) shows the change of V_{DETECT} normalized by the values at 25°C. The measured TC of V_{DETECT}



Fig. 15 Measured programmable V_{DETECT} in proposed glitch-free programmable voltage detector.



Fig. 16 (a) Measured temperature dependence of V_{DETECT} for five dies of proposed glitch-free programmable voltage detector and (b) change of V_{DETECT} normalized by the values at 25°C.

is $0.11 \text{ mV/}^{\circ}\text{C}$ from -20°C to 80°C . The cause of the negative TC is assumed to be the temperature characteristics of the 2-transistors voltage reference. The measured V_{TH} of the pMOSFETs in the VD is slightly higher than it was expected, which causes the negative temperature dependence



Fig. 17 Measured power consumption for five dies of proposed glitchfree programmable voltage detector.

 Table 2
 Comparison with conventional VDs.

		TPS3839 [10]	AP4400A [12]	JSSC'12 [14]	VLSI'12 [15]	This Work
CMOS proce	ess	N/A	N/A	65nm	180nm	250nm
Operating	Max	6.5V	5.5V	N/A	N/A	1.0V
supply voltage	Min	0.9V	0.8V	0V		0V
	Max	4.38V	4.2V	0.46V	3.58V	0.85V
Detection	Min	0.9V	2.0V	(Fixed)	(Fixed)	0.52V
voltage (V _{DETECT})	Step	> 150mV (Trimming)	100mV (Trimming)			< 49mV (Program mable)
Power (25%	C)	180nW	68nW	1.6nW	286pW	248pW
Temperature		@1.2V	@3.4V	@0.46V	@3.6V	@1.0V
coefficient V _{DETECT}	of	0.055mV/°C	0.75mV/ºC	2.0mV/°C (Calculated)	1.5mV/ºC	0.11mV/ºC
Temperature r	ange	-40°C to 85°C	-15°C to 85°C	N/A	0°C to 80°C	-20°C to 80°C

of V_{REF} and V_{DETECT} in our design. Other assumed reason for the negative TC is the mismatch in the comparator. It is improved by enlarging the size of transistors. Figure 17 shows the power consumption of the proposed VD for five dies and the breakdown of the power consumption. The power consumption is 248 pW at $V_{IN} = 1.0$ V. The current increases almost linearly in 0 V to 1 V range. The V_{IN} dependence is caused by the current in the input voltage divider. The subthreshold current in the voltage divider increases exponentially with the increase of the gate to source voltage of each transistor. On the other hand, by stacking a lot of transistor diodes for the voltage divider, the change of the gate to source voltage of each transistor is slight against the change of V_{IN} . It causes the linear increase of the power consumption of the VD in the range. In Table 2, the results of this work are compared with those for previously published VDs. In this work, the operating supply voltage is defined as the voltage region where the VD does not generate a glitch in the output node. We achieve a minimum operating voltage of 0 V owing to the glitch-free operation, which is essential for energy harvesting. We have demonstrated a programmable VD with steps of less than 49 mV to compensate for a die-to-die variations. The proposed MVC enables a programmable VD with the lowest reported power of 248 pW and a competitive TC of 0.11 mV/°C.

6. Conclusion

In this paper, an ultra-low power, glitch free, and PVTvariation-tolerant voltage detector (VD) is proposed and implemented in a 250 nm CMOS process. This is the first report of an ultra-low power glitch-free programmable VD. The proposed VD is composed of a programmable VD and a glitch-free VD. All MOSFETs operate in the subthreshold region to reduce the power consumption of the VD. Owing to the proposed glitch-free VD and a novel NAND gate, the glitch of the proposed VD is removed. To realize a programmability in the VD with little power loss, a multiple voltage copier (MVC) for the programmable VD is proposed. It operates as a multiple-input and multiple-output voltage buffer, which copies the input voltage level to the output node. It solves the tradeoff between the power consumption of the programmable VD and the temperature dependence of V_{DETECT}. The power consumption of the MVC is 56 pW. From the measurement results, the power consumption decreases without the deterioration of the temperature dependence in the programmable VD when the MVC is used. In this work, the design consideration and a theoretical analysis of the MVC are introduced to clarify the relationship between the current in the MVC and the accuracy of the duplication. From the analysis, a tradeoff between the duplication error and the current of the MVC is demonstrated. Measurement results show that the power consumption of the proposed VD is 248 pW. This is the lowest power consumption ever reported for a VD. The temperature coefficient (TC) has a competitive value of 0.11 mV/°C. The steps of the programmable detection voltage are less than 49 mV while its range is from 0.52 V to 0.85 V. The presented VD is expected to be particularly advantageous for applications that require power consumption of less than 1 nW such as energy-harvesting systems.

References

- [1] S. Takahashi, N. Yoshida, K. Maruhashi, and M. Fukaishi, "Real-Time Current-Waveform Sensor with Plugless Energy Harvesting from AC Power Lines for Home/Building Energy-Management Systems," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp.220–221, 2011.
- [2] F. Zhang, Y. Zhang, J. Silver, Y. Shakhsheer, M. Nagaraju, A. Klinefelter, J. Pandey, J. Boley, E. Carlson, A. Shrivastava, B. Otis, and B. Calhoun, "A Batteryless 19 μW MICS/ISM-band Energy Harvesting Body Area Sensor Node SoC," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp.298–299, 2012.
- [3] H. Kitayoshi, K. Sawaya, and H. Kuwano, "Experimental Study on Low-Power Wireless Monitor of Rotary Motion using Improved Energy Harvesting System with Piezoelectric Element," in Proc. IEEE SENSORS, pp.174–177, 2014.
- [4] D. Balsamo, G. Gallo, D. Brunelli, and L. Benini, "Non-Intrusive Zigbee Power Meter for Load Monitoring in Smart Buildings," in Proc. IEEE Sensors Applications Symp., pp.1–6, 2015.
- [5] P.C. Jain, "Recent Trends in Energy Harvesting for Green Wireless Sensor Networks," in Proc. IEEE Int. Conf. Signal Processing and Communication, pp.40–45, 2015.

- [6] S. Oh and D. Wentzloff, "A –32 dBm Sensitivity RF Power Harvester in 130 nm CMOS," IEEE Radio Frequency Integrated Circuits Symposium, pp.483–486, 2012.
- [7] R. Shigeta, T. Sasaki, D.M. Quan, Y. Kawahara, R.J. Vyas, M.M. Tentzeris, and T. Asami, "Ambient RF Energy Harvesting Sensor Device With Capacitor-Leakage-Aware Duty Cycle Control," IEEE Sensors J., vol.13, no.8, pp.2973–2983, 2013.
- [8] G. Papotto, F. Carrara, and G. Palmisano, "A 90-nm CMOS Threshold-Compensated RF Energy Harvester," IEEE J. Solid-State Circuits, vol.46, no.9, pp.1985–1997, 2011.
- [9] T. Someya, H. Fuketa, K. Matsunaga, H. Morimura, T. Sakurai, and M. Takamiya, "248 pW, 0.11 mV/°C Glitch-Free Programmable Voltage Detector with Multiple Voltage Duplicator for Energy Harvesting," in Proc. European Solid-State Circuits Conference, pp.249–252, 2015.
- [10] Datasheet of TPS3839, Texas Instruments.
- [11] Datasheet of S-1000, Seiko Instruments Inc.
- [12] Datasheet of AP4400A, Asahi Kasei Microdevices Corporation
- [13] M. Seok, G. Kim, D. Sylvester, and D. Blaauw, "A 0.5 V 2.2 pW 2-Transistor Voltage Reference," in Proc. IEEE Custom Integrated Circuits Conference (CICC), pp.577–580, 2009.
- [14] P.-K. Chen, K. Ishida, K. Ikeuchi, X. Zhang, K. Honda, Y. Okuma, Y. Ryu, M. Takamiya, and T. Sakurai, "Startup Techniques for 95 mV Step-up Converter by Capacitor Pass-on Scheme and VTHtuned Oscillator with Fixed Charge Programming," IEEE J. Solid-State Circuits, vol.47, no.5, pp.1252–1260, 2012.
- [15] I. Lee, S. Bang, Y. Lee, Y. Kim, G. Kim, D. Sylvester, and D. Blaauw, "A 635 pW Battery Voltage Supervisory Circuit for Miniature Sensor Nodes," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, pp.202–203, 2012.
- [16] L.S.Y. Wong, S. Hossain, A. Ta, J. Edvinsson, D.H. Rivas, and H. Nääs, "A Very Low-Power CMOS Mixed-Signal IC for Implantable Pacemaker Applications," IEEE J. Solid-State Circuits, vol.39, no.12, pp.2446–2456, 2004.
- [17] L. Magnelli, F. Crupi, P. Corsonello, C. Pace, and G. Iannaccone, "A 2.6 nW, 0.45 V Temperature-Compensated Subthreshold CMOS Voltage Reference," IEEE J. Solid-State Circuits, vol.46, no.2, pp.465–474, 2011.
- [18] M. Seok, G. Kim, D. Blaauw, and D. Sylvester, "A Portable 2-Transistor Picowatt Temperature-Compensated Voltage Reference Operating at 0.5 V," IEEE J. Solid-State Circuits, vol.47, no.10, pp.2534–2545, 2012.
- [19] H. Fuketa, R. Takahashi, M. Takamiya, M. Nomura, H. Shinohara, and T. Sakurai, "Variation-Aware Subthreshold Logic Circuit Design," in Proc. Int. Conf. ASIC, pp.95–98, 2013.



Hiroshi Fuketa received the B.E. degree in electrical and electronic engineering from Kyoto University, Kyoto, Japan, in 2002, and the M.E. and Ph.D. degrees in information systems engineering from Osaka University, Osaka, Japan, in 2008 and 2010, respectively. From 2010 to 2015, he was a Research Associate with the Institute of Industrial Science, University of Tokyo, Tokyo, Japan. Since April 2015, he has been working with the Nanoelectronics Research Institute. National Institute of Advanced

Industrial Science and Technology (AIST), Ibaraki, Japan. Dr. Fuketa is a member of IEICE and IEEE.



Kenichi Matsunaga received M.E. degree in electronics from Tokyo Institute of Technology in 2010. He joined NTT Microsystem Integration Laboratories in 2010 and studied low power CMOS circuits design for wireless sensor nodes. Since 2015, he moved to NTT Device Innovation Center and is developing IoT devices. His research interests include CMOS circuits and sensor network. He is a member of IEICE and JSAP.



Hiroki Morimura received the B.E. degree in physical electronics, the M.E. degree in applied electronics, and the Dr.Eng. degree in advanced applied electronics from the Tokyo Institute of Technology, Japan, in 1991, 1993, and 2004, respectively. In 1993, he joined Nippon Telegraph and Telephone Corporation (NTT), Tokyo, Japan. He is currently a Group Leader in Product Strategy Planning Project, NTT Device Innovation Center, Kanagawa, Japan. He is a member of IEEE, IEICE and JSAP.



Teruki Someya received the B.S. and M.S. degrees in electrical and electronic engineering from the University of Tokyo in 2013 and 2015, respectively. He is currently pursuing a Ph.D. degree at the University of Tokyo in electronic engineering. His research interests include low-voltage low-power circuits and low-power high efficiency power management circuits.



Takayasu Sakurai received the Ph.D. degree in EE from the University of Tokyo in 1981. In 1981 he joined Toshiba Corporation, where he designed CMOS DRAM, SRAM, RISC processors, DSPs, and SoC Solutions. He has worked extensively on interconnect delay and capacitance modeling known as Sakurai model and alpha power-law MOS model. From 1988 through 1990, he was a visiting researcher at the University of California Berkeley, where he conducted research in the field of VLSI CAD.

From 1996, he has been a professor at the University of Tokyo, working on low-power high-speed VLSI, memory design, interconnects, ubiquitous electronics, organic IC's and large-area electronics. He has published more than 600 technical publications including 100 invited presentations and several books and filed more than 200 patents. He is the executive committee chair for VLSI Symposia and a steering committee chair for the IEEE A-SSCC. He served as a conference chair for the Symp. on VLSI Circuits, and ICICDT, a vice chair for ASPDAC, a TPC chair for the A-SSCC, and VLSI symp., an executive committee member for ISLPED and a program committee member for ISSCC, CICC, A-SSCC, DAC, ESSCIRC, ICCAD, ISLPED, and other international conferences. He is a recipient of 2010 IEEE Donald O. Pederson Award in Solid-State Circuits, 2009 and 2010 IEEE Paul Rappaport award, 2010 IEICE Electronics Society award, 2009 IEICE achievement award, 2005 IEEE ICICDT award, 2004 IEEE Takuo Sugano award and 2005 P&I patent of the year award and four product awards. He delivered keynote speech at more than 50 conferences including ISSCC, ESSCIRC and ISLPED. He was an elected AdCom member for the IEEE Solid-State Circuits Society and an IEEE CAS and SSCS distinguished lecturer. He is also a domain research supervisor for nanoelectronics area in Japan Science and Technology Agency. He is an IEICE Fellow and IEEE Fellow.



Makoto Takamiya received the B.S., M.S., and Ph.D. degrees in electronic engineering from the University of Tokyo, Japan, in 1995, 1997, and 2000, respectively. In 2000, he joined NEC Corporation, Japan, where he was engaged in the circuit design of high-speed digital LSI's. In 2005, he joined University of Tokyo, Japan, where he is an associate professor of VLSI Design and Education Center. From 2013 to 2014, he stayed at University of California, Berkeley as a visiting scholar. His research interests in-

clude the design of low-power RF circuits, ultra low-voltage logic circuits, low-voltage power management circuits, and large-area and flexible electronics with organic transistors. He is a member of the technical program committee of IEEE International Solid-State Circuits Conference and IEEE Symposium on VLSI Circuits. He received 2009 and 2010 IEEE Paul Rappaport Awards and the best paper award in 2013 IEEE Wireless Power Transfer Conference.