## Paper

# Theoretical and Experimental Analyses of Dynamic Performance of Three-Level Buck Converters in Discontinuous Conduction Mode for Standby Mode Power Supply

Yoshitaka Yamauchi<sup>\*a)</sup> Non-member, Toru Sai<sup>\*</sup> Member Takayasu Sakurai<sup>\*</sup> Non-member, Makoto Takamiya<sup>\*</sup> Member

(Manuscript received July 18, 2019, revised Oct. 4, 2019)

A three-level buck converter in the discontinuous conduction mode (DCM), where the output power is typically less than 1 W and the output current is less than several hundreds of mA, is a key circuit for integrated voltage regulators to achieve high efficiency at a light load in the standby mode operation of microprocessors. In this study, the fundamental circuit characteristics including the conversion ratio and transfer function are analytically derived for the first time. The derived transfer function is verified via time-domain small-signal-injection simulation as well as experimental measurements using a prototype of the three-level buck converter in the DCM with off-the-shelf ICs. Similar to conventional two-level buck converters in the DCM, three-level buck converters have a first-order lag transfer function, while those in the continuous conduction mode (CCM) have a second-order lag transfer function. A compensator design for the three-level buck converters in DCM and CCM in low-power application is discussed.

Keywords: three-level buck converter, discontinuous conduction mode, dynamic performance analysis

#### 1. Introduction

To make the energy-efficient operation of many-core microprocessors possible, fine-grained per-core dynamic voltage scaling is required. As the number of cores increases, the required number of power supply voltages also increases. Integrated voltage regulators (IVRs) are a means of generating multiple power supply voltages on a chip, because increasing the number of off-chip voltage regulators is not practical <sup>(1)(2)</sup>. The key requirements of IVRs are a high- power conversion efficiency ( $\eta$ ) and a small form factor.

Since the first proposal<sup>(3)</sup>, three-level DC–DC converters have attracted increasing attention in a wide range of output powers with such advantages as reduced voltage rating for switches, smaller inductor requirement for a given current ripple, and larger duty ratio for a given step-down ratio<sup>(4)-(14)</sup>. In particular, for the low-power integrated circuit (IC) applications of interest in this research (typically, the output power is less than 1 W, and the output current is less than several hundred milliamperes), one of the largest advantages of the three-level DC-DC converters is that they can handle a higher input voltage, even with an advanced scaled complementary metal-oxide-semiconductor (CMOS) process with reduced voltage ratings. As shown in Fig. 1, a three-level buck converter (7)-(14) combining a cascode two-level buck converter  $^{\scriptscriptstyle (1)(2)}$  and a 1/2 switched capacitor DC–DC converter is a key circuit for IVRs, because the 3-level buck converter has



Fig. 1. Power stage and output filters of cascade twolevel buck converter, 1/2 switched capacitor DC-DC converter, and three-level buck converter

a smaller inductance and faster transient response than the conventional two-level buck converter at fixed ripples <sup>(7)-(12)</sup>. A fully integrated three-level buck converter in the continuous conduction mode (CCM) delivering a current of 150 mA with  $\eta$  of 72% for the active mode operation of microprocessors has been reported <sup>(8)</sup>. The converter, however, cannot be applied to the stand-by mode operation of microprocessors, because  $\eta$  is low at a light load (e.g., < 10 mA) owing

a) Correspondence to: Yoshitaka Yamauchi. E-mail: yyama@iis.utokyo.ac.jp

<sup>\*</sup> Institute of Industrial Science, University of Tokyo

<sup>4-6-1,</sup> Komaba, Meguro-ku, Tokyo 153-8505, Japan

to the CCM. In IVRs for energy-efficient microprocessors, a high  $\eta$  in the standby mode, as well as the active mode, is required. To achieve a high  $\eta$  at a light load, discontinuous conduction mode (DCM) operation is necessary. However, there have been very few publications about three-level buck converters in the DCM<sup>(12)</sup>, although a detailed analysis of a three-level buck converter in the CCM was reported<sup>(13)(14)</sup>. A previous study (12) does not include an analysis on the fundamental circuit characteristics of a three-level buck converter in the DCM, meaning that it is not yet clarified how to design controllers.

To solve this problem, fundamental circuit characteristics, including the conversion ratio and the transfer function, of three-level buck converters in the DCM are analytically derived for the first time (15). In this work, more-detailed explanations on the analysis, as well as experimental validations for the analysis, are shown. In addition, a design of a controller targeting low-power IC applications (typically, the output is a few watts, and the output current is several hundred milliamperes) is shown. In Section 2, the circuit operation of three-level buck converters in the DCM is shown. A detailed derivation of circuit characteristics, including the transfer function, in the DCM is given in Section 3, and, in Section 4, a time-domain small-signal-injection simulation is described that validates the derived results. Also, the experimental validation of the derived transfer function is shown in Section 5. In Section 6, a practical design of a controller considering the transition between the CCM and the DCM for low-power IC applications is discussed. Finally, Section 7 concludes this work.

### 2. Circuit Operation of Three-level Buck Converters in Discontinuous Conduction Mode

The three-level buck converter in Fig.1 includes four switches  $(P_1, P_2, N_1, \text{ and } N_2)$ . As shown in Fig. 2, the threelevel buck converter in the DCM has five states  $(S_A - S_E)$ , instead of the four states  $(S_A - S_D)$  in the three-level buck converter in the CCM  $^{(13)(14)}$ . S<sub>E</sub> only exists in the DCM, and the inductor current  $(I_L)$  is zero in the  $S_E$  state. Figure 3 shows operation waveforms of the voltage in the  $V_X$  node and  $I_L$  in the three-level buck converter in the DCM.  $T_{\rm S}$  is the duration of one period, and  $D_1$ – $D_6$  are duty ratios.  $D_1$ ,  $D_2$ , and  $D_3$ are assumed to be equal to  $D_4$ ,  $D_5$ , and  $D_6$ , respectively. The voltage across the flying capacitor  $(V_{CFLY})$  is assumed to be half of  $V_{\rm IN}$  in the case of a sufficiently large  $C_{\rm FLY}$ . When the conversion ratio  $M = V_{OUT}/V_{IN}$  is less than 1/2, the state transition order is  $(S_A, S_B, S_E, S_C, S_B, S_E)$  as shown in Fig. 3(a). In contrast, when M is more than 1/2, the order is  $(S_D, S_A, S_E, S_D, S_C, S_E)$  as shown in Fig. 3(b).

#### 3. Analysis of Circuit Characteristics in Threelevel Buck Converters in Discontinuous Conduction Mode

3.1 Analysis of Conversion Ratio The conversion ratio (M) of a three-level buck converter in the DCM is derived by combining the volt-second balance in the inductor voltage  $(V_{\rm L})$ , and the balance of the load current and the averaged  $I_{\rm L}$ .



Fig. 2. Five circuit states of three-level buck converters  $(S_{\rm A}-S_{\rm E})$ 



Fig. 3. Switching patterns of three-level buck converter: (a)  $M \le 0.5$  and (b)  $M \ge 0.5$ 

When  $M \le 0.5$ , Eq. (1) is expressed as

$$0 = (V_{\rm IN} - V_{\rm CFLY} - V_{\rm OUT})D_1T_{\rm S} + (0 - V_{\rm OUT})D_2T_{\rm S} + 0 \cdot D_3T_{\rm S} + (V_{\rm CFLY} - V_{\rm OUT})D_4T_{\rm S} + (0 - V_{\rm OUT})D_5T_{\rm S} + 0 \cdot D_6T_{\rm S} \Leftrightarrow \frac{V_{\rm OUT}}{V_{\rm IN}} = \frac{1}{2} \times \frac{D_1}{D_1 + D_2}, \qquad (3)$$

and Eq. (2) becomes

I

$$\frac{V_{\text{OUT}}}{R_{\text{OUT}}} = \frac{1}{2} I_{\text{PK}} (D_1 + D_2) \times 2$$
$$= \frac{\frac{1}{2} V_{\text{IN}} - V_{\text{OUT}}}{L} D_1 (D_1 + D_2) T_{\text{S}} \dots \dots \dots (4)$$

By pairing Eqs. (3) and (4), a quadratic equation for M is acquired,

where K is defined as

$$K = \frac{2L}{R_{\rm OUT}T_{\rm S}}.$$
(6)

By solving Eq. (6), taking the positive sign, M is derived as

$$M = \frac{1}{1 + \sqrt{1 + 2\left(\frac{K}{D_1^2}\right)}}....(7)$$

When  $M \ge 0.5$ , Eqs. (3)–(5), and (7) correspond to (8)–(11), respectively.

$$\frac{V_{\text{OUT}}}{V_{\text{IN}}} = \frac{D_1 + (D_1 + D_2)}{2(D_1 + D_2)} \dots (8)$$

$$V_{\text{OUT}} = \begin{pmatrix} V_{\text{OUT}} \\ V_{\text{OUT}} \end{pmatrix} R_{\text{OUT}} T_{\text{OUT}}$$

$$\frac{v_{\text{OUT}}}{V_{\text{IN}}} = \left(1 - \frac{v_{\text{OUT}}}{V_{\text{IN}}}\right) \frac{\kappa_{\text{OUT}} r_{\text{S}}}{L} D_1 \left(D_1 + D_2\right) \dots (9)$$

$$M = \frac{2}{1 - \frac{K}{2D_1^2} + \sqrt{\left(1 - \frac{K}{2D_1^2}\right)^2 + \frac{4K}{D_1^2}}} \dots \dots \dots (11)$$

Eqs. (7) and (11) are expressed in terms of only the control parameter  $D_1$  and circuit parameters, such as L,  $T_S$ , and  $R_{OUT}$ .

**3.2** Analysis of Transfer Function with Averaged Switch Model The transfer functions of a three-level buck converter in the DCM are derived by using an averaged switch model of switch networks <sup>(16)</sup>. Figure 4 shows the switch network in a three-level buck converter in the DCM. The voltage and current waveforms corresponding to Fig. 4 are illustrated in Fig. 5. The averaged switch network quantities,  $\langle V_1 \rangle$ ,  $\langle V_2 \rangle$ ,  $\langle I_1 \rangle$ , and  $\langle I_2 \rangle$ , are calculated as follows. When  $M \le 0.5$ ,

and when  $M \ge 0.5$ ,

Figure 6 shows the small-signal equivalent circuit of Fig. 4. For small signals, the equivalent circuit is obtained by linearization of the expressions for the averaged switch models. Note that  $v_1$ ,  $v_2$ ,  $i_1$ ,  $i_2$ , and d are small perturbations from  $\langle V_1 \rangle$ ,  $\langle V_2 \rangle$ ,  $\langle I_1 \rangle$ ,  $\langle I_2 \rangle$ , and  $D_1$ , respectively. The parameters  $(j_1, g_1, r_1, j_2, g_2, \text{ and } r_2)$  in Fig. 6 are summarized in Table 1.

From the small-signal equivalent model, a control-tooutput transfer function  $G_{vd}$  (s) can be found as follows:



Fig. 4. Three-level buck converter with definition of switch network terminal quantities,  $V_1$ ,  $V_2$ ,  $I_1$ , and  $I_2$ 



Fig. 5. Voltage and current waveforms of switch network: (a)  $M \le 0.5$  and (b)  $M \ge 0.5$ 



Fig. 6. Small-signal AC models of three-level buck converter in DCM obtained by averaged switch model

$$\omega_p = \frac{1}{(R_{\text{OUT}} || r_2) C}.$$
 (16)

In the equivalent circuit, the inductor is in series with the input current source; thus, the inductor dynamics (particularly at low frequencies) are assumed to be insignificant <sup>(16)</sup>. In Table 2, values of M and the control-to-output transfer function of the two-level <sup>(17)</sup> and three-level buck converters in the DCM are summarized. For comparison, Table 3 shows values of M and the transfer functions of the two-level <sup>(17)</sup> and threelevel <sup>(13)(14)</sup> buck converters in the CCM. Similar to conventional two-level buck converters, three-level buck converters in the DCM have a first-order lag transfer function, whereas three-level buck converters in the CCM have a second-order lag transfer function, suggesting that different controllers are required for the DCM and CCM. In the design of a conventional two-level buck converter operating both in the CCM

ί

Three-Level Buck Converter	$j_1 \equiv \frac{\partial \langle i_1 \rangle}{\partial D_1}$	$r_{\rm 1} \equiv 1 \Big/ \frac{\partial \left\langle i_{\rm 1} \right\rangle}{\partial V_{\rm IN}}$	$g_{1} \equiv -\frac{\partial \langle i_{1} \rangle}{\partial V_{\text{OUT}}}$	$j_2 \equiv \frac{\partial \langle i_2 \rangle}{\partial D_1}$	$r_2 \equiv -1 / \frac{\partial \langle i_2 \rangle}{\partial V_{\text{OUT}}}$	$g_2 \equiv \frac{\partial \langle i_2 \rangle}{\partial V_{\rm IN}}$
$0 \le M \le 0.5$	$j_1 = \frac{2D_1 V_{\rm IN}}{KR_{\rm OUT}} \left(\frac{1}{2} - M\right)$	$r_{\rm l} = \frac{2KR_{\rm OUT}}{D_{\rm l}^2}$	$g_1 = \frac{D_1^2}{KR_{\rm OUT}}$	$j_2 = \frac{D_1 V_{\rm IN}}{KR_{\rm OUT}} \cdot \frac{1 - 2M}{M}$	$r_2 = \frac{2KR_{\text{OUT}}}{D_1^2}M^2$	$g_2 = \frac{D_1^2}{KR_{\text{OUT}}} \cdot \frac{1 - M}{M}$
$0.5 \le M \le 1.0$	$j_{1} = \frac{2D_{1}V_{\text{IN}}}{KR_{\text{OUT}}} \cdot \frac{2M(1-M)}{2M-1}$	$r_{1} = \frac{KR_{\text{OUT}}}{2D_{1}^{2}} \frac{(2M-1)^{2}}{M^{2}}$	$g_{1} = \frac{D_{1}^{2}}{KR_{\text{OUT}}} \cdot \frac{(2M-1)^{2}+1}{(2M-1)^{2}}$	$j_2 = \frac{2D_{\rm I}V_{\rm IN}}{KR_{\rm OUT}} \cdot \frac{2(1-M)}{2M-1}$	$r_2 = \frac{KR_{\rm OUT}}{2D_1^2} (2M - 1)^2$	$g_{2} = \frac{2D_{1}^{2}}{KR_{OUT}} \cdot \frac{1 - 2(M - 1)^{2}}{(2M - 1)^{2}}$

Table 1. Summary of parameters in Fig. 6

Table 2. Values of *M* and control-to-output transfer function  $G_{vd}(s)$  of two-level and three-level buck converters in the DCM

	Two-Level DCM Buck	Three-Level DCM Buck Converter (This Work)			
	Converter (16)	<i>M</i> <0.5	<i>M</i> >0.5		
$M = V_{\rm OUT} / V_{\rm IN}$	$\frac{2}{1+\sqrt{1+4\left(\frac{K}{D_{1}^{2}}\right)}}$	$\frac{1}{1+\sqrt{1+2\left(\frac{K}{D_1^2}\right)}}$	$\frac{2}{1 - \frac{K}{2D_{l}^{2}} + \sqrt{\left(1 - \frac{K}{2D_{l}^{2}}\right)^{2} + \frac{4K}{D_{l}^{2}}}$		
$G_{vd}(s)$	$G_{d0} / \left(1 + \frac{s}{\omega_p}\right)$				
$G_{d0}$	$\frac{MV_{\rm IN}}{D_{\rm l}} \cdot \frac{2(1-M)}{2-M}$	$\frac{MV_{\rm IN}}{D_{\rm 1}} \cdot \frac{1-2M}{1-M}$	$\frac{MV_{\rm IN}}{D_{\rm l}} \cdot \frac{2(1-M)(2M-1)}{1-2(M-1)^2}$		
$\omega_p$	$\frac{1}{R_{\text{OUT}}C} \cdot \frac{2-M}{(1-M)}$	$\frac{1}{R_{\text{OUT}}C} \cdot \frac{2(1-M)}{(1-2M)}$	$\frac{1}{R_{\rm OUT}C} \cdot \frac{1 - 2(M - 1)^2}{(2M - 1)(1 - M)}$		

Table 3. Values of *M* and control-to-output transfer function  $G_{vd}$  (s) of two-level and three-level buck converters in the CCM

	Two-Level CCM	Three-Level CCM Buck Converter <sup>(13,14)</sup>			
	Buck Converter W	<i>M</i> <0.5	<i>M</i> >0.5		
$M = \frac{V_{\rm OUT}}{V_{\rm IN}}$	D	$D_1$	$D_1 + \frac{1}{2}$		
$G_{vd}(s)$	$G_{d0} / \left( 1 + \frac{s}{Q\omega_0} + \frac{s^2}{\omega_0^2} \right)$				
$G_{d0}$	$V_{ m IN}$				
$\omega_0$	$\frac{1}{\sqrt{LC}}$				
Q	R <sub>OU</sub>	$\sqrt{\frac{C}{L}}$			

for heavy loads (e.g., 100 mA) in the active mode and in the DCM for light loads (e.g., 0.1 mA) in the stand-by mode, the controller must be carefully designed for combined operation in the CCM and the DCM. The proposed model makes possible the design of controllers for three-level buck converters in the DCM.

## 4. Validation of Derived Transfer Function by Time-Domain Small-signal-injection Simulation

The purpose of the research described in this section was to validate the theoretical analysis presented in Section 3 with the time-domain small signal-injection simulation method <sup>(18)</sup>.

### 4.1 Time-domain Small-signal-injection Method

The time-domain small signal-injection simulation method <sup>(18)</sup> can be used to find the transfer function in the case of non-resonant switching mode power supply circuits such as

Behavioral Model of 3-Level Buck Converter in DCM



Fig. 7. Time-domain small-signal injection simulation for validation



Fig. 8. Calculation of the loop gain and phase at a frequency of f

a three-level buck converter. A non-resonant switching mode power supply including a three-level buck converter means that the switching frequency is much faster than the natural frequency of the system.

In this method, the whole loop of the three-level buck converter is broken at the output of the error amplifier, as shown in Fig. 7. Then, a small signal voltage source  $V_{\text{TEST}}$  whose waveform is sinusoidal with a small magnitude at a given frequency is injected at point *P*, where the whole loop is broken, as in Fig. 7. The injected small signal  $V_{\text{TEST}}$  passes through the controller and the power stage and finally reaches the

output voltage  $V_{\text{OUT}}$ . Reflecting the control-to-output smallsignal behavior at a certain frequency point, the final small signal appearing at the output voltage contains a gain in magnitude and a shift in phase with respect to the input small signal. Here, the magnitude of the input small signal should be small enough that the average DC operation point at the periodic steady state does not change, and the output voltage does not saturate with non-linear behavior.

To obtain the transfer function, first, Fourier analysis is performed on the output voltage as illustrated in Fig. 8. Then, a gain of the transfer function at an injected frequency point is



Fig. 9. Idealized behavioral models of three-level buck converter (M < 0.5) in Fig. 7 created on MAT-LAB/Simulink



Fig. 10. Three-level buck converter in DCM steadystate waveform of (a) output voltage and (b) inductor current under conditions of  $f_{\rm SW} = 220$  kHz,  $L = 4.7 \,\mu$ H,  $C = 100 \,\mu$ F,  $R_{\rm OUT} = 10 \,\Omega$ ,  $V_{\rm IN} = 12$  V,  $D_1 = 0.1661$ , M = 0.20



Fig. 11. Bode plots of derived theoretical model and time-domain simulation results of (a) gain and (b) phase under conditions of  $f_{SW} = 220 \text{ kHz}$ ,  $L = 4.7 \mu \text{H}$ ,  $C = 100 \mu \text{F}$ ,  $R_{OUT} = 10 \Omega$ ,  $V_{IN} = 12 \text{ V}$ ,  $D_1 = 0.1661$ , M = 0.20

obtained by dividing the output signal  $V_1$  by the magnitude of the injected input small  $V_2$ . Also, a phase of the transfer function at an injected frequency point is obtained by measuring the output phase  $\theta_1$  with respect to the input phase  $\theta_2$ . Finally, by sweeping the frequency of the injection small signal *f* and repeating the Fourier analysis and gain/phase calculation at each frequency point, the entire frequency response of the transfer function is collected <sup>(19)</sup>.

4.2 Simulation Results The derived transfer function was verified by time-domain small-signal-injection simulation, as explained above. Figure 9 shows a behavioral model of a three-level buck converter in DCM constructed on the MATLAB/Simulink platform. The behavioral model simulates the inductor current  $I_{\rm L}$  and the output voltage  $V_{\rm OUT}$ based on the operation of a three-level buck converter when  $V_{\text{OUT}} > V_{\text{IN}}/2$ , as shown in Fig. 3(a). The detail of the model is as follows. The ideal switch A and switch B in the model play a condition branch role. Switch A controls the voltage applied across the inductor based on the duty ratio  $D_1$ . During the period given by  $D_1T_{SW}$ , switch A determines one state in which a voltage  $V_{\rm IN}/2-V_{\rm OUT}$  is applied across the inductor and increases the inductor current. After the period of  $D_1T_{SW}$ , switch A changes to the other state controlled by switch B. In the other state, initially, a voltage- $V_{OUT}$  is applied to decrease the current. Once the inductor current reaches zero when  $t = (D_1 + D_2)T_{SW}$ , the voltage across the inductor becomes zero. Depending on whether the inductor current is zero, switch B controls the voltage across the inductor,  $-V_{OUT}$  or 0. This process is repeated with a given switching period  $T_{SW}$ .  $D_1$ ,  $D_2$ , and  $D_3$  are assumed to be equal to  $D_4$ ,  $D_5$ , and  $D_6$ , respectively in Fig. 3(a).

Figure 10 shows waveforms of the output voltage and inductor current in the behavioral simulation under the conditions of  $f_{SW} = 220 \text{ kHz}$ ,  $L = 4.7 \,\mu\text{H}$ ,  $C = 100 \,\mu\text{F}$ ,  $C_{FLY} = 80 \,\mu\text{F}$ ,  $R_{OUT} = 10 \,\Omega$ ,  $V_{IN} = 12 \,\text{V}$ , and  $V_{OUT} = 2.4 \,\text{V}$ .  $D_1$  is 0.1661 to achieve a voltage conversion ratio  $M = V_{IN}/V_{OUT} = 0.20$  according to Eq. (7).

Figure 11 shows Bode plots of the derived transfer function in Table 2 and simulation results under the same conditions. The Bode plot of the derived transfer function is consistent with that of the simulated results at least approximately onethird of the switching frequency, which indicates the validity of the derived transfer function of the three-level buck converter in the DCM. The discrepancy in the high-frequency region near the switching frequency is caused by the dynamics of the inductor in DCM, which is not considered by the averaged switch model of switch networks (16) discussed in Section 4. The high-frequency behavior can be accurately captured by more-complicated analysis (20), even for the threelevel buck converter in the DCM. However, the analysis is sufficient in terms of compensator designs, because a loop bandwidth with a compensator becomes much lower than the high-frequency pole because of the inductor dynamics, s as is discussed in Section 6.

## 5. Experimental Validation of Derived Transfer Function

#### 5.1 Prototype of Three-level Buck Converter in DCM

A three-level buck converter in DCM was designed combining with off-the-shelf discrete ICs for experimental



Fig. 12. Prototype of three-level buck converter in the DCM using off-the-shelf ICs



Fig. 13. Detailed implementation of gate driver, switching pattern generation, and controller in the prototype of three-level buck converter in the DCM using off-the-shelf ICs

validation, as shown in Fig. 12. Asynchronous rectification was employed using two diodes in the low side for simplicity while a control method maintaining the DCM operation with all metal-oxide-semiconductor field-effect transistors (MOSFETs) was utilized (21). Also, in this prototype, a voltage-mode controller with a type-II compensator was employed for stable voltage control. Logic circuits (22), illustrated in Fig. 13, were used to generate gate signal patterns for the three-level buck converter with conventional buck converter controller IC. The circuit in Fig. 13 also employed a cascaded bootstrap scheme<sup>(23)</sup> in the three-level buck converter. Because the top-two MOSFETs were floating switches, the bootstrap capacitors were needed for their gate drivers. Bootstrap diode  $D_{Q1}$ ,  $D_{Q2}$ , and bootstrap capacitor  $C_{Q1}$  were used for charging a voltage across  $C_{Q2}$ . Also, bootstrap diode  $D_{Q3}$ and bootstrap capacitor  $C_{Q2}$  charged the voltage across  $C_{Q3}$ so that the bootstrap circuit worked as a whole.

Figure 14 shows the measured waveforms of the output voltage and inductor current in the prototype three-level buck

converter under the conditions of  $f_{SW} = 220 \text{ kHz}$ ,  $L = 4.7 \mu\text{H}$ ,  $C = 100 \mu\text{F}$ ,  $C_{FLY} = 80 \mu\text{F}$ ,  $R_{OUT} = 10 \Omega$ ,  $V_{IN} = 12 \text{ V}$ , and  $V_{OUT} = 2.4 \text{ V}$ . The inductor current  $I_L$  was in DCM, and the  $V_B$  node voltage swung between  $V_{IN}/2$  (= 6 V) and 0. These waveforms suggest that the prototype circuit operates properly as a three-level buck converter in DCM for experimental validation of the transfer function. In this measurement, a 500 m $\Omega$  shunt resistor was used to sense the inductor current.

**5.2** Measurement Setup The measurement setup for the experimental validation of the transfer function is shown in Fig. 15. A frequency response analyzer, FRA5097, was employed to measure the transfer function experimentally. The oscillator of the FRA5097 was inserted through the injected resistance  $R_{INJ}$  (50  $\Omega$ ), which was connected between the output node and the output voltage divider <sup>(24)</sup>. The injected resistance was much smaller than the voltage dividing resistances, so it can be assumed that the injected resistor did not affect the transfer function. Also, in this measurement setup, the open-loop gain as a whole was measured, meaning



Fig. 14. Steady state waveforms of the prototype threelevel buck converter in the DCM under conditions of  $f_{SW}$ = 220 kHz,  $L = 4.7 \mu$ H,  $C_{OUT} = 100 \mu$ F,  $C_{FLY} = 80 \mu$ F,  $R_{OUT} = 10 \Omega$ ,  $V_{IN} = 12$  V,  $V_{OUT} = 2.4$  V

not only the control-to-output characteristic, but also characteristics of the compensator, ramp generator, and voltage divider were included. Hence, they had to be subtracted later from the open-loop transfer function after characterizing individually the transfer function of the parts, except for the control-to-output.

5.3 Measurement Results Figures 16 and 17 show the Bode plots of the open-loop transfer function, the compensator transfer function, and the control-to-output transfer function for the condition described in Section 5.1. Because the open loop transfer function is a product of the compensator plant transfer function and compensator transfer function in the s-domain, the gain of the control-to-output transfer function-Figs. 16(c) and 17(c)-was obtained by subtracting the gain of the compensator transfer function-Figs. 16(b) and 17(b)-from the gain of the open-loop transfer function—Figs. 16(a) and 17(a). In Figs. 16(c) and 17(c), the experimental results for the gain of the control-to-output transfer function were -20 dB/dec after the cutoff frequency, 595 Hz for  $C = 100 \,\mu\text{F}$ ,  $V_{\text{IN}} = 12 \,\text{V}$  and 295 Hz for C = $200 \,\mu\text{F}, V_{\text{IN}} = 14 \,\text{V}$ . They agree with the analytically derived transfer function in Eq. (14) and experimentally verify the derived model for the transfer function of the three-level buck converter in DCM.

### 6. Discussion on Compensator Design for Threelevel Buck Converter Covering both DCM and CCM

Because the control-to-output transfer function of the three-level buck converter in the DCM was analyzed and validated, here, the compensator design for the three-level buck converter across DCM and CCM was investigated, particularly for low-power IC application, with simulations. A typical output power was assumed to be less than 1 W, and a typical output current was assumed to be less than several hundred milliamperes. As was shown, the transfer function of the three-level buck converters in the DCM has the same form as the conventional buck converter in the DCM, which is a first-order lag function. However, the three-level and



Fig. 15. Measurement setup for the experimental validation of the transfer function with use of frequency response analyzer FRA5097 at  $f_{SW} = 220$  kHz,  $L = 4.7 \mu$ H,  $C = 100 \mu$ F or  $200 \mu$ F,  $C_{FLY} = 80 \mu$ F,  $R_{OUT} = 10 \Omega$ ,  $V_{IN} = 12$  V,  $V_{OUT} = 2.4$  V



Fig. 16. Measurement results of transfer function in the prototype of three-level buck converter in DCM (a) loop gain (b) compensator gain, and (c) control-to-output gain under conditions of  $f_{SW} = 220 \text{ kHz}$ ,  $L = 4.7 \mu\text{H}$ ,  $C = 100 \mu\text{F}$ ,  $C_{FLY} = 80 \mu\text{F}$ ,  $R_{OUT} = 10 \Omega$ ,  $V_{IN} = 12 \text{ V}$ ,  $V_{OUT} = 2.4 \text{ V}$ 

conventional buck converters have a second-order lag function in CCM. This drastic change in dynamics depending on the CCM or DCM is illustrated in Fig. 18. When  $I_{OUT}$ is less than 300 mA, the three-level buck converter operates in DCM. In contrast, when  $I_{OUT}$  is more than 500 mA, the three-level buck converter operates in CCM. To cover a wide range of  $I_{OUT}$ , a controller to manage both DCM and CCM is required. The design methodology of the controller for the three-level buck converter is the same as that for the conventional buck converter, because both converters have the same-order lag function.

In high output-power DC–DC converters (e.g. output power  $P_{\text{OUT}} > 2.5-800$  W), it is easy to employ digital control techniques, because the power overhead of the digital controller is negligible.

Many of excellent digital control techniques to cope with the significant change in the converter dynamics between CCM and DCM have been proposed including the adaptive tuning method<sup>(25)</sup> at  $P_{OUT} > 2.5$  W, predictive nonlinear observer for state estimation<sup>(26)</sup> at  $P_{OUT} > 800$  W, mode



Fig. 17. Measurement results of transfer function in the prototype of three-level buck converter in DCM (a) loop gain (b) compensator gain, and (c) control-to-output gain under conditions of  $f_{\rm SW} = 220$  kHz,  $L = 4.7 \,\mu$ H,  $C = 200 \,\mu$ F,  $C_{\rm FLY} = 80 \,\mu$ F,  $R_{\rm OUT} = 10 \,\Omega$ ,  $V_{\rm IN} = 14$  V,  $V_{\rm OUT} = 2.4$  V

estimation without current sensor<sup>(27)</sup> at  $P_{OUT} > 75$  W, and current-mode controller with two correction factors<sup>(28)</sup> at  $P_{OUT} > 20$  W.

In contrast, in the low-output-power DC–DC converters (e.g., output power  $P_{OUT} < 1$  W), it is difficult to use the digital control scheme, because the power overhead of the digital controller causes the efficiency of the DC–DC converter to degrade. For example, one can suppose the case of the three-level buck converter, in which  $f_{SW} = 220$  kHz,  $L = 4.7 \mu$ H,  $C_{FLY} = 80 \mu$ F,  $I_{OUT} = 100$  to 500 mA,  $V_{IN} = 12$  V, and  $V_{OUT} = 2.4$  V. If the requirement for the analog-to-digital converter (ADC) is 12-bit, and 5-MHz sampling, the power consumption by the ADC is typically approximately 100 mW (ADC12081<sup>(29)</sup>, ADS803<sup>(30)</sup>). This degrades the efficiency of the DC–DC converter by 30% at low output current (~100 mA) only because of the ADC power consumption. Therefore, usually analog voltage-mode control without the ADC is used for low output-power DC–DC converters<sup>(31)-(35)</sup>.

When the converter operates only in CCM, it is common to use a type-III compensator  $(^{(31)-(33)(35)})$ , as shown in Fig. 19. The



Fig. 18. Duty-to-output transfer function of three-level buck converter under conditions of  $f_{SW} = 220 \text{ kHz}$ ,  $L = 4.7 \,\mu\text{H}$ ,  $C = 100 \,\mu\text{F}$ ,  $I_{OUT} = 100 \,\text{mA}$ ,  $200 \,\text{mA}$ ,  $300 \,\text{mA}$ ,  $500 \,\text{mA}$ ,  $V_{IN} = 12 \,\text{V}$ ,  $V_{OUT} = 2.4 \,\text{V}$ 



Fig. 19. Type-III Compensator with OTA:  $V_0(s)/V_1(s) = \omega_0(1 + s/\omega_{z1}) \cdot (1 + s/\omega_{z2})/[s \cdot (1 + s/\omega_{p1}) \cdot (1 + s/\omega_{p2})],$  $\omega_0 = R_4/(R_1 + R_4) \cdot g_m/(C_1 + C_3) = 2\pi \cdot 1.1 \text{ kHz}, \ \omega_{p1} = 1/R_2(1/C_1 + 1/C_3) = 2\pi \cdot 66 \text{ kHz}, \ \omega_{p2} = 1/\{[R_4R_1/(R_4 + R_1) + R_3]C_2\} = 2\pi \cdot 530 \text{ kHz}, \ \omega_{z1} = 1/[(R_1 + R_3)C_2] = 2\pi \cdot 7.34 \text{ kHz}, \ \omega_{z2} = 1/(R_2C_1) = 2\pi \cdot 7.34 \text{ kHz}$ 



Fig. 20. Type-II compensator with OTA:  $V_0(s)/V_i(s) = \omega_0(1+s/\omega_z)/[s \cdot (1+s/\omega_p)],$  $\omega_z = 1/(R_2C_1) = 2\pi \cdot 198 \text{ Hz}, \ \omega_0 = R_4/(R_1 + \text{ss}R_4) \cdot g_m/(C_1+C_3) = 2\pi \cdot 26.3 \text{ Hz}, \ \omega_p = (C_1+C_3)/(R_2C_1C_3) = 2\pi \cdot 1.97 \text{ kHz}$ 



Fig. 21. Loop gain in three-level buck converter with type-III compensator (a)  $I_{OUT} = 100 \text{ mA}$  (DCM), (b)  $I_{OUT} = 200 \text{ mA}$  (DCM), and (c)  $I_{OUT} = 500 \text{ mA}$  (CCM)



Fig. 22. Loop gain in three-level buck converter with type-II compensator (a)  $I_{OUT} = 100 \text{ mA}$  (DCM), (b)  $I_{OUT} = 200 \text{ mA}$  (DCM), and (c)  $I_{OUT} = 500 \text{ mA}$  (CCM)

design parameters are shown in the figure caption of Fig. 19. The design scheme for the controller is as follows <sup>(31)-(33)(35)</sup>: two zeros are placed to cancel the double pole in the CCM transfer function. One pole is set at several times higher than unity gain frequency, and the higher-frequency pole is placed at the zero created by ESR of the output capacitor, to widen the control loop bandwidth, as in Fig. 21(c). However, if the same controller is used for the DCM operation as well, the control loop suffers from less phase margin as the output current decreases as shown in Figs. 21(a) and (b). This is because the pole frequency in the control-to-duty transfer function of the three-level buck converter in the DCM moves to the lower side as the output current decreases.

Hence, to ensure the stability for both CCM and DCM with the analog control scheme, it is necessary to use the type-II compensator<sup>(34)(35)</sup> shown in Fig. 20, consisting of one integrator, one pole, and one zero at the expense of the control bandwidth. The design parameters are shown in the figure caption of Fig. 20. The design scheme for the controller is as follows<sup>(34)(35)</sup>: the zero in the type-II compensator is placed at the lowest pole frequency of the control-to-duty transfer function of the three-level buck converter in the DCM with the lowest output current, to cancel each other. Still, there is one degree of freedom in the location of the one pole in the type-II compensator. This pole can be placed at the higher frequency, keeping the stability of the control loop in DCM, as in Figs. 22(a) and (b). However, if the pole is located at a higher frequency than the resonant frequency of the output LC filter in the three-level buck converter, the control loop becomes unstable in CCM operation. Therefore, the pole is placed at 0.2 times the resonant frequency, so that the phase margin, even in CCM, can be maintained at 45°, as in Fig. 22(c). In this way, the analog voltage-mode controller for the low-output-power DC–DC converters ( $P_{OUT} < 1$  W) is designed.

## 7. Conclusion

The modeling of three-level buck converters in the DCM was conducted. The transfer function was derived analytically by using an averaged switch model and verified by time-domain small-signal-injection simulations, as well as experimental measurements using a prototype of the threelevel buck converter in DCM with off-the-shelf ICs. It was revealed that, similar to conventional two-level buck converters in the DCM, three-level buck converters in the DCM have a first-order lag transfer function, while three-level buck converters in CCM have a second-order lag transfer function. Hence, a controller strategy for a conventional two-level buck converter in the DCM can be applied for in three-level buck converter in the DCM. A controller design for three-level buck converter operation both in the DCM and the CCM, was discussed in terms of low-power application.

#### Acknowledgment

This work was partially supported by JST ERATO Grant Number JPMJER1501, Japan.

#### References

- (1) N. Kurd, M. Chowdhury, E. Burton, T.P. Thomas, C. Mozak, B. Boswell, M. Lal, A. Deval, J. Douglas, M. Elassal, A. Nalamalpu, T.M. Wilson, M. Merten, S. Chennupaty, W. Gomes, and R. Kumar: "Haswell: a family of IA 22 nm processors", in Proc. IEEE Int. Solid State Circuits Conf., pp.112–113 (2014)
- (2) E.A. Burton, G. Schrom, F. Paillet, J. Douglas, W.J. Lambert, K. Radhakrishnan, and M.J. Hill: "FIVR—Fully integrated voltage regulators on 4th generation Intel® Core<sup>TM</sup> SoCs", 2014 IEEE Applied Power Electronics Conference and Exposition APEC 2014, Fort Worth, TX, pp.432–439 (2014)
- (3) T.A. Meynard and H. Foch: "Multi-level conversion: High voltage choppers and voltage-source inverters", in Proc. IEEE Power Electron. Specialists Conf., Toledo, Spain, pp.397–403 (1992)
- (4) T.A. Meynard, H. Foch, P. Thomas, J. Courault, R. Jakob, and M. Nahrstaedt: "Multicell converters: Basic concepts and industry applications", IEEE Trans. Power Electron., Vol.49, No.5, pp.955–964 (2002)
- (5) A.B. Ponniran, K. Orikawa, and J. Itoh: "Minimization of passive components in multi-level flying capacitor DC-DC converter", IEEJ Journal of Industry Applications, Vol.5, No.1, pp.10–11 (2016)
- (6) A.B. Ponniran, K. Matsuura, K. Orikawa, and J. Itoh: "Size reduction of DC-DC converter using flying capacitor topology with small capacitance", IEEJ Journal of Industry Applications, Vol.3, No.6, pp.446–454 (2014)
- (7) W. Kim, D. Brooks, and G.-Y. Wei: "A fully-integrated 3-level DC-DC converter for nanosecond-scale DVFS", IEEE Journal of Solid-State Circuits, Vol.47, No.1, pp.206–219 (2012)
- (8) P. Kumar, V.A. Vaidya, H. Krishnamurthy, S. Kim, G.E. Matthew, S. Weng, B. Thiruvengadam, W. Proefrock, K. Ravichandran, and V. De: "A 0.4 V– 1 V 0.2 A/mm<sup>2</sup> 70% efficient 500 MHz fully integrated digitally controlled 3level buck voltage regulator with on-die high density MIM capacitor in 22 nm tri-gate CMOS", in Proc. IEEE Custom Integrated Circuits Conf., pp.1–4 (2015)
- (9) X. Liu, C. Huang, and P.K.T. Mok: "A 50 MHz 5 V 3 W 90% efficiency 3-level buck converter with real-time calibration and wide output range for fast-DVS in 65 nm CMOS", in Proc. IEEE Symp. VLSI Circuits, pp.52–53

(2016)

- (10) V. Yousefzadeh, E. Alarcon, and D. Maksimovic: "Three-level buck converter for envelope tracking applications", IEEE Trans. Power Electron., Vol.21, No.2, pp.549–552 (2006)
- (11) X. Liu, C. Huang, and P.K.T. Mok: "A high-frequency three-level buck converter with real-time calibration and wide output range for fast-DVS", IEEE J. Solid-State Circuits, Vol.53, No.2, pp.582–595 (2018)
- (12) G. Villar and E. Alarcon: "Monolithic integration of a 3-level DCM-operated low-floating-capacitor buck converter for DC-DC step-down conversion in standard CMOS", in Proc. IEEE Power Electron. Specialists Conf., pp.4229– 4235 (2008)
- (13) X. Liu, C. Huang, and P.K.T. Mok: "Dynamic performance analysis of 3level integrated buck converters", in Proc. IEEE Int. Symp. Circuits Syst., pp.2093–2096 (2015)
- (14) X. Liu, P.K.T. Mok, J. Jiang, and W.H. Ki: "Analysis and design considerations of integrated 3-level buck converters", IEEE Trans. Circuits Syst. I, Reg. Papers, Vol.63, No.5, pp.671–682 (2016)
- (15) Y. Yamauchi, T. Sai, T. Sakurai, and M. Takamiya: "Modeling of 3-Level Buck Converters in Discontinuous Conduction Mode for Stand-by Mode Power Supply", IEEE International Symposium for Circuits and Systems (IS-CAS), Baltimore, USA, pp.1282–1285 (2017)
- (16) J. Chen, R. Erickson, and D. Maksimovic: "Averaged switch modeling of boundary conduction mode dc-to-dc converters", in Proc. IEEE IECON, pp.844–849 (2001)
- (17) R. Erickson and D. Maksimovic: Fundamentals of Power Electronics, 2nd ed., New York, NY, USA: Springer (2001)
- (18) D. Ma, V.H.S. Tam, W.-H. Ki, and H.Y.H. Lam: "A CAD simulator based on loop gain measurement for switching converters", in Proc. IEEE Int. Symp. Circuits Syst., Vol.5, pp.940–943 (2004)
- (19) Y. Sugimoto: "A highly efficient transient and frequency-response simulation method for switching converters without using a SPICE-like analog simulator", in Proc. IEEE Int. Symp. Circuits Syst., pp.1308–1311 (2010)
- (20) J. Sun, D.M. Mitchell, M.F. Greuel, P.T. Krein, and R.M. Bass: "Averaged modeling of PWM converters operating in discontinuous conduction mode", IEEE Trans. Power Electron., Vol.16, No.4, pp.482–492 (2001)
- (21) H.N. Le, K. Orikawa, and J. Itoh: "DCM control method of boost converter based on conventional CCM control", 2014 International Power Electronics Conference (IPEC-Hiroshima 2014 - ECCE ASIA), pp.3659–3666 (2014)
- (22) B.M. Cassidy, D.S. Ha, and Q. Li: "Constant ON-time 3-level buck converter for low power applications", 2015 IEEE Energy Conversion Congress and Exposition (ECCE), Montreal, QC, 2015, pp.1434–1441 (2015)
- (23) Z. Ye, Y. Lei, W.C. Liu, P.S. Shenoy, and R.C.N. Pilawa-Podgurski: "Design and implementation of a low-cost and compact floating gate drive power circuit for GaN-based flying capacitor multi-level converters", 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), pp.2925–2931 (2017)
- (24) "Instruction Manual of the Frequency Response Analyzer FRA5097", NF Circuit Design Block Co. Ltd., http://www.nfcorp.co.jp/english/sup/dl/man ual/mi/e\_fra5097\_v2.pdf
- (25) J. Morroni, L. Corradini, R. Zane, and D. Maksimovic: "Adaptive tuning of switched-mode power supplies operating in discontinuous and continuous conduction modes", IEEE Trans. Power Electron., Vol.24, No.11, pp.2603– 2611 (2009)
- (26) C.H. van der Broeck, R.W. De Doncker, S.A. Richter, and J. v. Bloh: "Unified Control of a Buck Converter for Wide-Load-Range Applications", IEEE Trans. Industry Applications, Vol.51, No.5, pp.4061–4071 (2015)
- (27) D. Takei, H. Fujimoto, and Y. Hori: "Voltage Control for Boost Converter in CCM and DCM Based on Mode Estimation without Input Current Sensor", IEEJ, SPC-15-061, MD-15-061, pp.185–190 (2015) (in Japanese)
- (28) H.N. Le, K. Orikawa, and J. Itoh: "DCM control method of boost converter based on conventional CCM control", 2014 International Power Electronics Conference (IPEC-Hiroshima 2014 - ECCE ASIA), pp.3659–3666 (2014)
- (29) "ADC12081 12-Bit, 5 MHz Self-Calibrating, Pipelined A/D Converter with Internal Sample & Hold", Texas Instruments Co. Ltd., http://www.ti.com/lit/ ds/symlink/adc12081.pdf
- (30) "ADS803 12-Bit, 5 MHz Sampling ANALOG-TO-DIGITAL CONVER-TER", Texas Instruments Co. Ltd., http://www.ti.com/jp/lit/ds/symlink/ ads803.pdf
- (31) L. Cheng, Y. Liu, and W. Ki: "A 10/30 MHz Fast Reference-Tracking Buck Converter With DDA-Based Type-III Compensator", IEEE Journal of Solid-State Circuits, Vol.49, No.12, pp.2788–2799 (2014)
- (32) P.Y. Wu, S.Y.S. Tsui, and P.K.T. Mok: "Area- and Power-Efficient Monolithic Buck Converters With Pseudo-Type III Compensation", in IEEE Journal of Solid-State Circuits, Vol.45, No.8, pp.1446–1455 (2010)
- (33) B. Yuan, X. Lai, H. Wang, and Q. Ye: "Pseudo-Type-III Compensation Integrated in a Voltage-Mode Buck Regulator", in IEEE Transactions on Circuits

and Systems II: Express Briefs, Vol.61, No.12, pp.997-1001 (2014)

- (34) C. Huang and P.K.T. Mok: "An 84.7% Efficiency 100-MHz Package Bondwire-Based Fully Integrated Buck Converter With Precise DCM Operation and Enhanced Light-Load Efficiency", in IEEE Journal of Solid-State Circuits, Vol.48, No.11, pp.2595–2607 (2013)
- (35) "SLVA662 Demystifying Type II and Type III Compensators Using OpAmp and OTA for DC/DC Converters", Texas Instruments Co. Ltd., http://www.tij.co.jp/jp/lit/an/slva662/slva662.pdf

Yoshitaka Yamauchi (Non-member) received the A.E. in electrical



engineering from Toyota National College of Technology, Japan, the B.E. degree in electrical and electronic engineering, and the M.S. degree in electrical engineering and information systems both from the University of Tokyo, Japan, in 2011, 2014, and 2016, respectively. He is currently working toward Ph.D. degree at the same university. In 2017, he joined Integrated Device Technology, San Jose, CA, USA, as PMIC design engineering intern. In 2019, he joined

IBM T.J. Watson Research Center, New York, NY, USA as a research intern. His current research interests include power management and analog/mixedsignal IC design. He really hopes to receive the Ph.D. degree by February of 2020.





ber) received the B.E. and M.E. degrees, and the D.Eng. degree in electrical engineering from Chuo University, Tokyo, Japan, in 1986, 1988, and 2012, respectively. In 1988, he joined the research and development center of Yokogawa Electric Company, Tokyo, Japan. Currently, he is a Project Research Associate with the University of Tokyo. His current research interests include DC-DC converters and digital gate drivers. Dr. Sai is a member of the Institute of Electronics, Information and Communication En-

gineers of Japan.

Takayasu Sakurai (Non-member) received the Ph.D. degree in elec-



trical engineering from The University of Tokyo in 1981. In 1981, he joined Toshiba Corporation, where he designed CMOS DRAM, SRAM, RISC processors, DSPs, and system-on-chip solutions. He focused extensively on interconnect delay and capacitance modeling known as Sakurai model and alpha power-law MOS model. From 1988 to 1990, he was a Visiting Researcher with the University of California, Berkeley, where he conducted research in the

field of very large-scale integration (VLSI) CAD. Since 1996, he has been a Professor with The University of Tokyo, focusing on low-power highspeed VLSI, memory design, interconnects, ubiquitous electronics, organic ICs, and large-area electronics. He has published more than 600 technical publications including 100 invited presentations and several books and filed more than 200 patents. He is an IEICE Fellow. He was a recipient of the 2010 IEEE Donald O. Pederson Award in Solid-State Circuits, the 2009 and 2010 IEEE Paul Rappaport Award, the 2010 IEICE Electronics Society Award, the 2009 IEICE Achievement Award, the 2005 IEEE ICICDT Award, the 2004 IEEE Takuo Sugano Award, and the 2005 P&I Patent of the Year Award, and four product awards. He is the Executive Committee Chair of the VLSI Symposia and a Steering Committee Chair of the IEEE A-SSCC. He served as a Conference Chair for the Symposium on VLSI Circuits and ICICDT, a Vice Chair for ASPDAC, a TPC Chair for the A-SSCC and the VLSI Symposium, an Executive Committee Member for ISLPED, and a Program Committee Member for ISSCC, CICC, A-SSCC, DAC, ESSCIRC, ICCAD, ISLPED, and other international conferences. He delivered keynote speech at more than 50 conferences, including ISSCC, ESSCIRC, and ISLPED. He was an Elected AdCom Member of the IEEE Solid-State Circuits Society and an IEEE CAS and SSCS Distinguished Lecturer. He is also a Domain Research Supervisor for nano-electronics area with the Japan Science and Technology Agency.

Makoto Takamiya (Member) received the B.S., M.S., and Ph.D. de-



grees in electronic engineering from the University of Tokyo, Japan, in 1995, 1997, and 2000, respectively. In 2000, he joined NEC Corporation, Japan, where he was engaged in the circuit design of high speed digital LSI's. He joined University of Tokyo, Japan in 2005, where he is now a Professor of Institute of Industrial Science. From 2013 to 2014, he stayed at University of California, Berkeley as a visiting scholar. His research interests include the integrated power man-

agement circuits for wireless powering and energy harvesting for wearable and IoT applications, and the digital gate driver IC for power electronics. He is a member of the technical program committee of IEEE International Solid-State Circuits Conference (ISSCC) and is a Far East Regional Chair in ISSCC 2020. He is a Distinguished Lecturer of IEEE Solid-State Circuits Society. He formerly served on the technical program committees of IEEE Symposium on VLSI Circuits from 2009 to 2017 and IEEE Custom Integrated Circuits Conference from 2006 to 2011. He received 2009 and 2010 IEEE Paul Rappaport Awards and the best paper award in 2013 IEEE Wireless Power Transfer Conference.