Overcurrent Detection Method by Monitoring Gate Voltage While Periodically Repeating Discharging and Charging of Constant Gate Charge in IGBTs

Haifeng Zhang¹, Hiromu Yamasaki¹, Katsuhiro Hata¹, Ichiro Omura², and Makoto Takamiya¹ ¹ The University of Tokyo, Tokyo, Japan ² Kyusyu Institute of Technology, Fukuoka, Japan

Abstract— A new overcurrent detection method by <u>"monitoring gate voltage while periodically repeating discharging</u> and charging of constant gate charge (MGDC)" is proposed, which enables overcurrent detection while IGBTs are ON by measuring gate-to-emitter voltage (V_{GE}). In MGDC, while the IGBTs are ON, constant gate charge is periodically discharged and charged, and when V_{GE} dropped by each discharge is less than the reference voltage, it is detected as the overcurrent. In a single-pulse test of an inductive load at 300 V for an IGBT with a pulse rating of 150 A, a current-source 6-bit digital gate driver IC was used to perform MGDC with 1.3- μ s cycle, and MGDC successfully detected an overcurrent of 250 A with a relative loss increase of only 0.8 %.

Keywords-overcurrent, detection, gate voltage, IGBT

I. INTRODUCTION

The detection and protection of IGBT overcurrent are important technologies to realize reliable power electronic systems. The target of this work is to develop an IGBT overcurrent detection (OD) method measurable from gate terminals while IGBTs are ON for large-current, short-pulse current generator circuits with inductive load [1]. When OD is done from the gate terminal of IGBTs, OD can be integrated into the gate driver IC, thus enabling low-cost OD method.

Methods for detecting overcurrent by measuring collector current ($I_{\rm C}$) [2-5], collector-to-emitter voltage ($V_{\rm CE}$) [3, 6], and gate-to-emitter voltage ($V_{\rm GE}$) [7-10] of IGBTs have been proposed. $I_{\rm C}$ measurement requires a current sensor, and $V_{\rm CE}$ measurement for desaturation detection requires a high-voltage diode, which are expensive. All conventional OD methods by $V_{\rm GE}$ measurement [7-10] have the disadvantage that overcurrent during ON of IGBTs cannot be detected because $V_{\rm GE}$ is measured during the turn-on transient. To solve the problems, in this paper, a low-cost OD method by "monitoring gate voltage while periodically repeating discharging and charging of constant gate charge (MGDC)" that can detect overcurrent during ON of IGBTs from $V_{\rm GE}$ and can be integrated into gate driver ICs is proposed.

II. PROPOSED OVERCURRENT DETECTION METHOD BY MGDC

Figs. 1 and 2 show a circuit schematic and a photo of the measurement setup for a single-pulse test of an inductive load of 34 μ H at 300 V for IGBT (SIGC57T120R3LE, 1200 V

979-8-3503-9988-2/22/\$31.00 ©2022 IEEE

 $\begin{array}{c} 63 \text{ parallel-connected} \\ pMOSFETs \text{ and } nMOSFETs \\ 15 \underbrace{v}_{n_{PMOS}}[5:0] \xrightarrow{6} \\ 15 \underbrace{v}_{r_{PMOS}}[5:0] \xrightarrow{6} \\ 15 \underbrace{v}_{r_{PMOS}} \underbrace{f_{G}}_{r_{PMOS}} \underbrace$

Fig. 1: Circuit schematic of measurement setup.



Fig. 2: Photo of measurement setup.

rating) with a pulse rating of 150 A, respectively. The IGBT module including IGBT (Q₁) and the diode (D₁: SIDC30D120H8, 1200 V, 50 A rating) was self-made. The high-side diode (D₂) is GB2X100MPS12-227 (1200 V, 1000 A pulse rating). A current-source 6-bit digital gate driver IC [11], where the gate current (I_G) is variable with 6-bit control signals (n_{PMOS} [5:0] and n_{NMOS} [5:0]) and I_G is proportional to n_{PMOS} and n_{NMOS} which are integers from 0 to 63, is used to perform MGDC.

Figs. 3 (a) and (b) show timing charts for OD of the conventional V_{CE} measurement for desaturation detection and the proposed MGDC, respectively. In the conventional desaturation detection shown in Fig. 3 (a), overcurrent is detected when V_{CE} exceeds a reference voltage (V_{REF}). In contrast, the proposed OD method by MGDC has three steps: gate discharging, V_{GE} comparison, and gate charging. In the proposed MGDC shown in Fig. 3 (b), a constant gate charge



Fig. 3: Timing charts for overcurrent detection. (a) Conventional V_{CE} measurement for desaturation detection. (b) Proposed MGDC.

 $(Q_{\rm C})$ (= $I_{\rm G} \times t_2$) is periodically discharged with the $t_1 + t_2$ cycle, and if the resulting drop in $V_{\rm GE}$ ($V_{\rm DROP}$) is greater than $V_{\rm REF}$, it is judged normal, and if $V_{\rm DROP}$ is less than $V_{\rm REF}$, it is judged overcurrent. $V_{\rm GE}$ is recharged to 15 V in the t_1 period after each discharge.

Fig. 4 shows the principle of operation of the proposed OD by MGDC with a schematic of V_{GE} vs. gate charge (Q_G) curve. The black graph shows the characteristics for $I_C = I_1$, the red graph for $I_C = I_2$, and the blue graph for $I_C = I_3$, where $I_1 < I_2 < I_3$ and I_3 shows the overcurrent. When Q_C is discharged from Point A of $V_{GE} = 15$ V, the operating point changes from Point A to Point B when the IGBT is normal, while the operating point changes from Point A to Point C when the IGBT is overcurrent, because the gate capacitance decreases when the overcurrent occurs. Since V_{GE} at Points B and C are different, the overcurrent can be detected by comparing V_{GE} and V_{REF} using a comparator.



Fig. 4: Principle of operation of proposed MGDC.

III. MEASURED RESULTS

Fig. 5 shows the measured waveforms of the conventional OD method by monitoring V_{CE} . When I_C exceeds 250 A, the IGBT enters the desaturation region and V_{CE} increases rapidly. In the conventional desaturation detection, the overcurrent is detected by the V_{CE} increases. The energy loss (E_{CONV}) caused by $I_C \times V_{CE}$ in Fig. 5 is 17.5 mJ, which is the value that will be used later as a reference for comparison with the proposal.

The proposed MGDC has four parameters $(t_1, t_2, n_1, \text{and } n_2)$ shown in Fig. 3 (b). n_1 is n_{PMOS} during t_1 and n_2 is n_{NMOS} during t_2 . The design guidelines for the parameters are as follows. The measurement cycle $(t_1 + t_2)$ should be shorter than the shortcircuit withstand time of the IGBTs so that the overcurrent is not overlooked. Q_C , which is proportional to $n_2 \times t_2$, is the most important parameter in MGDC. If Q_C is too small, the overcurrent cannot be detected. If Q_C is too large, the energy increase due to MGDC is excessive and unacceptable, because in MGDC, V_{GE} drops temporarily on a periodic basis, increasing the conduction losses of the IGBTs. Therefore, it is very important to set $Q_{\rm C}$ to an appropriate value.

Fig. 6 shows the measured waveforms of the proposed OD method by MGDC with different $Q_{\rm C}$'s. $Q_{\rm C}$ is varied by changing n_2 from 10 to 60 at $t_2 = 300$ ns. In this paper, $t_1 = 1$



Fig. 5: Measured waveforms of conventional overcurrent detection method by monitoring $V_{\rm CE}$.



Fig. 6: Measured waveforms of proposed MGDC with different Q_C 's. Q_C is varied by changing n_2 at $t_2 = 300$ ns. (a) $n_2 = 10$. (b) $n_2 = 20$ (best design). (c) $n_2 = 60$.

µs and $n_1 = 63$ are fixed. As shown in Fig. 3 (b), the initial V_{DROP} is defined as $V_{\text{DROP}, \text{INIT}}$, and the minimum value of V_{DROP} in the overcurrent region is defined as $V_{\text{DROP}, \text{OC}}$. In Fig. 6 (a) with $n_2 = 10$, V_{DROP} increases with increasing I_{C} since the Miller plateau voltage increases, and $V_{\text{DROP}, \text{OC}}$ hardly decreases even in the overcurrent region, thus failing to detect overcurrent. In contrast, in Figs. 6 (b) and (c) for $n_2 = 20$ and 60, V_{DROP} increases with increasing I_{C} , and in the overcurrent region, $V_{\text{DROP}, \text{OC}}$ decreases rapidly to around 0 V, indicating successful OD. As a result, an overcurrent of 250 A in the IGBT with the pulse rating of 150 A is successfully detected.

To discuss the optimal value of $Q_{\rm C}$, Figs. 7 (a) and (b) show the measured n_2 dependence of $V_{\text{DROP, INIT}}$ and $V_{\text{DROP, OC}}$ at $t_2 =$ 200 ns and 300 ns, respectively. Figs. 8 (a) to (d) show n_2 dependence of the energy loss increase in gate driver (E_{GD}) and the energy loss increase in main circuit (E_{MAIN}) caused by $I_{\text{C}} \times$ V_{CE} due to MGDC, total loss increase (E_{TOTAL} (= E_{GD} + E_{MAIN})), and relative loss increase (E_{TOTAL} / E_{CONV}) due to MGDC, respectively. The integration period for energy calculation is from the beginning of $I_{\rm C}$ flow in Fig. 6 to just before the overcurrent region. E_{GD} is calculated as $I_G \times 15 \text{ V} \times t_2 \times \text{number}$ of times of MGDC, where I_G is proportional to n_2 . E_{MAIN} is obtained from the measured waveforms of $I_{\rm C}$ and $V_{\rm CE}$. $E_{\rm GD}$ is sufficiently smaller than E_{MAIN} hence E_{GD} can be ignored. In Fig. 7, since $V_{\text{DROP, INIT}} >> V_{\text{DROP, OC}}$ is required for stable OD, it is necessary to set $n_2 \ge 40$ for $t_2 = 200$ ns and $n_2 \ge 20$ for $t_2 = 300$ ns. In contrast, as shown in Fig. 8, excess n_2 leads to the loss



Fig. 7: Measured n_2 dependence of $V_{\text{DROP, INIT}}$ and $V_{\text{DROP, OC}}$ at (a) $t_2 = 200$ ns and (b) $t_2 = 300$ ns.



Fig. 8: n_2 dependence of (a) energy loss increase in gate driver (E_{GD}), (b) energy loss increase in main circuit (E_{MAIN}) caused by $I_C \times V_{CE}$ due to MGDC, (c) total loss increase (E_{TOTAL} (= $E_{GD} + E_{MAIN}$)), and (d) relative loss increase (E_{TOTAL} / E_{CONV}) due to MGDC.

increase. Thus, the best design point for detectable overcurrent and minimum loss increase is at $t_2 = 300$ ns and $n_2 = 20$, where the relative loss increase is only 0.8 %.

Table I shows a comparison table of OD methods. This paper is the first work to achieve OD while IGBTs are ON by measuring from the gate terminal. MGDC can be integrated into the gate driver IC, thus enabling low-cost OD method.

Reference	[2-5]	[3, 6]	[8-9]	[10]	This work
Method	Current monitor	Desatura tion	Gate charge	V _{GE} at Miller plateau	MGDC
Measured value	I _c	V _{CE}	$Q_{\rm G}, V_{\rm GE}$	V _{GE}	V _{GE}
Measurement from gate terminal	No	No	Yes	Yes	Yes
Overcurrent detection during ON	Yes	Yes	No	No	Yes
Additional circuits except comparators	Current sensor	High voltage diode	Integrat or	Filter	Constant charge discharger

TABLE I. COMPARISON TABLE OF OVERCURRENT DETECTION

IV. CONCLUSIONS

The proposed OD method by MGDC with 1.3- μ s cycle successfully detected the overcurrent of 250 A by measuring V_{GE} while IGBTs are ON with a relative loss increase of only 0.8 %. Since this paper only demonstrated the principle of operation of OD by MGDC, future research topics are (1) OD using comparator circuits, (2) overcurrent protection, and (3) integration of MGDC into gate driver ICs.

ACKNOWLEDGMENT

This work was partly supported by JST-Mirai Program, Grant Number JPMJMI20E1, Japan.

REFERENCES

- T. Murakami and K. Akatsu, "Principle verification of magnetization reversal motor," in *Proc. European Conference on Power Electronics and Applications*, Sep. 2017, pp. 1-7.
- [2] D. Rothmund, D. Bortis, and J. W. Kolar, "Highly compact isolated gate driver with ultrafast overcurrent protection for 10 kV SiC MOSFETs," *CPSS Transactions on Power Electronics and Applications*, vol. 3, no. 4, pp. 278-291, Dec. 2018.
- [3] S. Mocevic, L. Wang, R. Burgos, D. Boroyevich, C. Stancu, M. Jaksic, and B. Peaslee, "Comparison between desaturation sensing and Rogowski coil current sensing for shortcircuit protection of 1.2 kV, 300 A SiC MOSFET module," in *Proc. IEEE Appl. Power Electron, Conf. Expo.*, Mar. 2018, pp. 2666-2672.
- [4] H. Yoon and Y. Cho, "Application of the Rogowski coil current sensor for overcurrent detection and blocking in power conversion systems," in *Proc. International Conference on Power Electronics and ECCE Asia*, May 2019, pp. 1-7.
- [5] Y. Kuwabara, K. Wada, J. Guichon, J. Schanen, and J. Roudet, "Overcurrent detection using an integrated Rogowski coil for an electric vehicles inverter," in *Proc. IEEE International Future Energy Electronics Conference*, Nov. 2019, pp. 1-5.

- [6] J. Kim and Y. Cho, "Overcurrent and short-circuit protection method using desaturation detection of SiC MOSFET," in *Proc. IEEE PELS Workshop on Emerging Technologies: Wireless Power Transfer*, Nov. 2020, pp. 197-200.
- [7] M. Kim, B. Park, R. Kim, and D. Hyun, "A novel fault detection circuit for short-circuit faults of IGBT," in *Proc. IEEE Appl. Power Electron*, *Conf. Expo.*, Mar. 2011, pp. 359-363.
- [8] T. Horiguchi, S. Kinouchi, Y. Nakayama, T. Oi, H. Urushibata, S. Okamoto, S. Tominaga, and H. Akagi, "A short circuit protection method based on a gate charge characteristic," in *Proc. International Power Electronics Conference*, May 2014, pp. 2290-2296.
- [9] S. Yano, Y. Nakamatsu, T. Horiguchi and S. Soda, "Development and verification of protection circuit for hard switching fault of SiC MOSFET by using gate-source voltage and gate charge," in *Proc. IEEE Energy Conversion Congress and Exposition*, Oct. 2019, pp. 6661-6665.
- [10] X. Li, D. Xu, H. Zhu, X. Cheng, Y. Yu, and W. T. Ng, "Indirect IGBT over-current detection technique via gate voltage monitoring and analysis," *IEEE Trans. on Power Electronics*, vol. 34, no. 4, pp. 3615-3622, April 2019.
- [11] K. Miyazaki, S. Abe, M. Tsukuda, I. Omura, K. Wada, M. Takamiya, and T. Sakurai, "General-purpose clocked gate driver IC with programmable 63-level drivability to optimize overshoot and energy loss in switching by a simulated annealing algorithm," *IEEE Trans. Ind. Appl.*, vol.53, no.3, pp. 2350-2357, May-June 2017.