# Large-Current Output Digital Gate Driver for 6500 V, 1000 A IGBT Module to Reduce Switching Loss and Collector Current Overshoot 

Kohei Horii, Hiroki Yano, Katsuhiro Hata ${ }^{\bullet}$, Member, IEEE, Ruizhi Wang, Kazuto Mikami, Kenji Hatori, Koji Tanaka, Wataru Saito ${ }^{\bullet}$, Senior Member, IEEE, and Makoto Takamiya ${ }^{\circledR}$, Senior Member, IEEE


#### Abstract

An 8-bit digital gate driver (DGD) using a half-bridge digital-to-analog converter IC and two power MOSFETs is proposed to enable the output voltage swing of $\pm 15 \mathrm{~V}$ and the large gate current up to 28 A to reduce the switching $\operatorname{loss}\left(E_{\text {LOSS }}\right)$ and the collector current overshoot ( $I_{\text {OVERSHOOT }}$ ) in a high-voltage, large-current IGBT module (HVIGBT) rated at 6500 V and 1000 A . By using the DGD to drive HVIGBT, the effectiveness of the active gate driving (AGD) is demonstrated for the first time in the world in the high-voltage and large-current range of $3.0-4.5 \mathrm{kV}, 1000 \mathrm{~A}$. The values of $1000 \mathrm{~A}, 4500 \mathrm{~V}$, and $\pm 15 \mathrm{~V}$ are the world's highest records in AGD. For the purpose of investigating the optimum gate driving waveforms of AGD for HVIGBT, four different gate drive methods are compared in detail by measurements at $3.6 \mathrm{kV}, 1000 \mathrm{~A}$, and the stop-and-go gate driving is selected from a cost-performance perspective. Finally, a design guideline of AGD for HVIGBTs is clarified. The design guideline is to align the two peak heights of the collector current waveforms, thereby minimizing $E_{\text {LOSS }}$ and IOVERSHOOT.


Index Terms—Gate driver, IGBT, loss, overshoot.

## I. INTRODUCTION

THE needs for power electronics' applications in the highvoltage, large-current area, such as renewable energy and high-voltage dc transmission systems, are rapidly increasing to realize the carbon neutral society. Thus, it is very important to reduce the losses of the high-voltage, large-current power devices. Active gate drivers (AGDs), which control gate waveforms during the switching transient of power devices, and

[^0]

Fig. 1. (a) Voltage and current ratings of power devices and (b) supply voltage and load current of measurements in previous papers on AGDs [1], [2], [3], [4], [5], [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16], [17], [18], [19], [20], [21], [22], [23], [24], [25], [26], [27], [28], [29], [30], [31], [32], [33], [34], [35], [36] by type of power devices.
digital gate drivers (DGDs), which digitize AGDs, have attracted attention as technologies that simultaneously reduce both the switching loss ( $E_{\mathrm{LOSS}}$ ) and the switching noise.
Fig. 1(a) shows the voltage and current ratings of power devices used in previous papers on AGDs by type of power devices [1], [2], [3], [4], [5], [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16], [17], [18], [19], [20], [21], [22], [23], [24], [25], [26], [27], [28], [29], [30], [31], [32], [33], [34], [35], [36]. There have been few reports on AGDs of power devices above 3000 V and 1000 A . Fig. 1(b) shows the supply voltage and the load current of measurements in previous papers on AGDs by type of power devices [1], [2], [3], [4], [5], [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16], [17], [18],


Fig. 2. (a) Definitions of gate current $\left(I_{G}\right)$ and gate swing voltage ( $V_{\text {SWING }}$ ). (b) Maximum $I_{G}$ versus $V_{\text {SWING }}$ of previously reported DGDs [11], [19], [24], [25], [26] and requirements in HVIGBT.
[19], [20], [21], [22], [23], [24], [25], [26], [27], [28], [29], [30], [31], [32], [33], [34], [35], [36]. No measurements above 3600 V or 800 A are reported. Therefore, the effectiveness of AGDs in high-voltage, large-current regions above 3600 V and 800 A is unproven and unknown, even though the absolute value of $E_{\mathrm{LOSS}}$ increases in power electronics' applications in the high-voltage, large-current area, making the need for $E_{\text {LOSS }}$ reduction by AGDs increasingly important.

To solve the problem, the research contributions of this article are the following two points.

1) This article is the first to demonstrate the advantages of AGDs in a double pulse test at the world's highest voltage $(4.5 \mathrm{kV})$ and the largest load current ( 1000 A ) using the $6500 \mathrm{~V}, 1000$ A IGBT modules, defined as high-voltage IGBTs (HVIGBTs).
2) To enable the active gate driving in the $6500 \mathrm{~V}, 1000 \mathrm{~A}$ IGBT module, a new DGD with a maximum gate current $\left(I_{G}\right)$ of 28 A and the world's largest gate swing voltage ( $V_{\text {SWING }}$ ) of 30 V in DGDs is developed in this article.
Fig. 2(a) shows the definitions of $I_{G}$ and $V_{\text {SWING. Fig. 2(b) }}$ shows the maximum $I_{G}$ versus $V_{\text {SWING }}$ of the previously reported DGDs [11], [19], [24], [25], [26] and the requirements in HVIGBT. The $6500 \mathrm{~V}, 1000$ A IGBT module (CM1000HG130XA) used in this work requires a maximum $I_{G}$ of at least 10 A and the gate-to-emitter voltage $\left(V_{G E}\right)$ of $\pm 15 \mathrm{~V}$ or $V_{\text {SWING }}$ $=30 \mathrm{~V}$. As shown in Fig. 2(b), however, none of the previously reported DGDs satisfy the above required specifications. Therefore, in this article, a DGD that satisfies the required specifications is newly developed.

In addition, a new DGD circuit technology combining a halfbridge digital-to-analog converter (HB DAC) IC and two power

MOSFETS is proposed to solve the problem of cost increase due to the increased chip area of DGD ICs with large $I_{G}$. By using the proposed circuit technology, a DGD with large $I_{G}$ has been successfully realized in the small chip area, namely at low cost.

This article is an extended version of the conference paper [37]. The two main additions to the conference paper [37] are described as follows.

1) The conference paper [37] compared $E_{\text {LOSS }}$ and the collector current overshoot (IOVERSHOOT) reduction of two different gate drive methods, including the conventional single-step gate driving (SGD) and the stop-and-go gate driving (S\&G) [20], which is a type of active gate driving. In contrast, in this article, $E_{\text {LOSS }}$ and $I_{\text {OVERShoot }}$ of four different gate drive methods, two-variable digital gate driving (2DG) with two slots, and four-variable digital gate driving (4DG) with four slots in addition to the above two are compared. The details of the four different gate drive methods are described later in Fig. 10. In addition, in this article, three types of active gate driving (S\&G, 2DG, and 4 DG ) are compared in terms of $E_{\mathrm{LOSS}}$ and $I_{\text {OVERSHOOT }}$ reduction performance and in terms of test cost to find the optimal gate driving parameters, and $S \& G$ is used in subsequent measurements from a cost-performance perspective. These details are explained in Section III.
2) In the conference paper [37], only the measured results of the double pulse tests under one condition of the power supply voltage ( $V_{C C}$ ) of 3.0 kV and the load current $\left(I_{L}\right)$ of 1000 A were shown because the proposed HB DAC IC was broken by overvoltage when $V_{C C}$ was increased to 3.6 kV . In contrast, in this article, the measured results of the double pulse tests under four conditions of $V_{C C}$ $=3.0 \mathrm{kV}, 3.6 \mathrm{kV}, 4.0 \mathrm{kV}$, and 4.5 kV , and $I_{L}=1000 \mathrm{~A}$, suitable for the target $6500 \mathrm{~V}, 1000 \mathrm{~A}$ IGBT module, are successfully obtained because the proposed HB DAC IC is not broken by overvoltage by fully revising the PCB design of DGD. As a result, $V_{C C}$ dependence of the $E_{\mathrm{LOSS}}$ reduction performance of the active gate driving, which is most important for the target $6500 \mathrm{~V}, 1000 \mathrm{~A}$ IGBT module, is clarified. In addition, a design guideline for the optimum gate driving parameters of the active gate driving for $V_{C C}$ changes is clarified. These details are explained in Section IV.

## II. Design of DGD Using HB DAC IC and Two Power MOSFETs

Fig. 3 shows a circuit schematic of the proposed DGD, including HB DAC IC and two power MOSFETs $\left(Q_{1}\right.$ and $Q_{2}$ : IRLZ34NS, $55 \mathrm{~V}, 30 \mathrm{~A}$ ). This DGD is a two-stage gate drive system: first the HB DAC IC drives the two power mOSFETs, and then the two power MOSFETs drive the IGBT. DGD is a current-source gate driver. HB DAC IC does not include the output stage to drive IGBTs. The two power MOSFETs ( $Q_{1}$ and $Q_{2}$ ) work as the output stage. If the output stage that can output more than 20 A of $I_{G}$, which is the target of this article, is also integrated into the IC, the chip size will be huge and the cost will be high, which is unacceptable. Therefore, in this article, a DGD


Fig. 3. Circuit schematic of the proposed DGD, including HB DAC IC and two power MOSFETs.


Fig. 4. Block diagram of the proposed HB DAC IC.
combining HB DAC IC and two power MOSFETs is proposed to realize a DGD that can output more than 20 A of $I_{G}$ with a low-cost small-area IC. As shown in Fig. 3, the novelty of this work is that the power MOSFETs are used as the output stage of the gate driver to achieve large $I_{G}$, and DGD operation is achieved by digitally controlling the gate amplitude ( $V_{G S H}$ and $V_{G S L}$ ) of the power MOSFETs operating in the saturation region instead of the linear region using the proposed HB DAC IC to achieve the current-source gate driver. $V_{D D 1}$ and $V_{D D 2}$ are set to 15 V to achieve $V_{G E}= \pm 15 \mathrm{~V}$ required for the target IGBT.

Figs. 4 and 5 show a block diagram of the proposed HB DAC IC and a timing chart of DGD, respectively. As shown in Fig. 4, HB DAC IC includes two DACs and two parallel-in serial-out shift registers (PISOs) operating with different power supply rails. For example, the high-side 16 -bit input DAC controls $V_{G S H}$ depending on the two sets of 8-bit inputs ( $H \_n_{\text {PMOS }}$ [7:0], $H \_n_{\text {NMOS }}[7: 0]$ ) given by PISO. By controlling the gate voltage of $Q_{1}\left(V_{G S H}\right)$ (see Fig. 3) with a 16-bit input DAC (see Fig. 4), IG can be digitally varied four times at turn-ON (see Fig. 5). The four slots from $t_{1}$ to $t_{4}$ are determined by "Timing" signal, and $t_{1}-t_{4}$ can be changed independently. The same is true for turn-OFF. To control the low-side and high-side 16-bit input DACs four times in four slots, 128 -bit ( $=16$ bits $\times 2 \times 4$ slots) control signals are


Fig. 5. Timing chart of DGD.
required. The 128 -bit control signals are provided by externally supplied two-pin inputs (Scan In, Scan CLK) using a serial-in parallel-out shift register (SIPO) to reduce the number of input pins. The edge detector generates a pulse signal from the rising and falling edges of externally supplied "Timing" signal. The pulse signal works as a clock signal for PISO. The high-side floating $V_{S S}$ varies between 0 and 30 V relative to the low-side $V_{S S} . V_{D D 3}$ and $V_{D D 4}$ for HB DAC IC are 3.5 or 4 V . The circuit design of the HB DAC IC is performed using CMOS transistors with the gate-to-source and drain-to-source breakdown voltage of 5 V and the well-to-substrate breakdown voltage of 45 V in a 180 nm BCD process.

Fig. 6(a) and (b) show a circuit schematic and an equivalent circuit of the 16 -bit input DAC for $Q_{1}$, respectively. This DAC has a similar circuit configuration to DGD with binary weighted gate widths $\left(W_{P}, 2 W_{P}, 4 W_{P}, 8 W_{P}, 16 W_{P}, 32 W_{P}\right.$, $64 W_{P}, 128 W_{P}$ ) in the output stage [24]; however, the method of operation is different. $V_{G S H}$ can be digitally controlled by $H_{-} n_{\text {PMOS }}[7: 0]$ and $H_{-} n_{\text {NMOS }}$ [7:0] on the principle of a shunt regulator, where some of the eight $p$ MOSFETs and some of the eight $n$ MOSFETs in Fig. 6(a) are turned ON. This DAC has 16-bit inputs; however, for simplicity, 8-bit digital signals $H_{-} n_{\text {NMOS }}$ [7:0] are fixed and 8-bit digital signals $H_{-} n_{\mathrm{PMOS}}$ [7:0] are varied in this article. $V_{G S H}$ can be varied in 256 levels depending on $H_{-} n_{\text {PMOS }}$ [7:0], which is defined as $H \_n_{\text {PMOS }}$, where $H \_n_{\text {PMOS }}$ is an integer between 0 and 255 . Similarly, $H_{-} n_{\mathrm{NMOS}}$ is an integer between 0 and 255 .

Fig. 7 shows a circuit schematic of the high-side PISO for one bit ( $H \_n_{\text {PMOS }}[0]$ and $H_{-} n_{\text {NMOS }}[0]$ ). The actual HB DAC IC includes eight sets of the circuits, as shown in Fig. 7, on the highside for 8 -bit control. PISO consists of 12 clock-synchronized set-reset flip-flops (FFs). In PISO, as shown in Fig. 5, each time the edge of the Timing signal occurred, the pulse signal is provided and the data in FFs are shifted one bit to the right to achieve $I_{G}$ control for five slots from $t_{1}$ to $t_{5}$. PISO has two modes: initial mode (Enable $=$ low) and operating mode (Enable $=$ high). In the initial mode, Enable is set to low to ensure that IGBT is turned OFF even if the other input signals of DGD are


Fig. 6. (a) Circuit schematic and (b) equivalent circuit of 16-bit input DAC for $Q_{1}$.


Fig. 7. Circuit schematic of high-side PISO for one bit ( $H_{-} n_{\text {PMOS }}[0]$ and $H \_n_{\text {NMOS }}[0]$ ).
not properly set. Specifically, as shown in Fig. 7, when Enable is set to low, FF6 is reset and $H_{-} n_{\text {PMOS }}[0]$ is low, and FF12 is set and $H_{-} n_{\text {NMOS }}[0]$ is high. As a result, $V_{G S H}$ is 0 V and IGBT is definitely turned OFF. In the subsequent operating mode (Enable $=$ high), during the period of $\mathrm{IN}=$ low, i.e., IGBT is OFF, the control signals for the four slots from $t_{1}$ to $t_{4}$ ( $H \_n_{\text {PMOS1 }}$ [0] to $H \_n_{\text {PMOS4 }}$ [0] and $H \_n_{\text {NMOS1 }}$ [0] to $H \_n_{\text {NMOS4 }}$ [0]) given by SIPO are fed into FF2-FF5 and FF8-FF11. As shown in Fig. 7, in this article, during $t_{5}, H_{-} n_{\text {PMOS5 }}[0]$ is fixed to high and $H_{-} n_{\text {NMOS5 }}[0]$ is fixed to low, resulting in $H_{-} n_{\text {PMOS }}$ being fixed to 255 and $H \_n_{\text {NMOS }}$ to 0 . Then, when $\mathrm{IN}=$ high, each


Fig. 8. (a) Layout and (b) die micrograph of HB DAC IC fabricated with $180-\mathrm{nm}$ BCD process.


Fig. 9. Photograph of PCB of DGD.
time the pulse signal is received, the data in FFs are shifted one bit to the right to achieve five-slot $I_{G}$ control. The circuit schematic of the low-side PISO is also similar to Fig. 7. When the two CMOS inverters with IN input are removed from Fig. 7, the circuit schematic of the low-side PISO is obtained.

Fig. 8(a) and (b) show a layout and a die micrograph of HB DAC IC fabricated with $180-\mathrm{nm}$ BCD process, respectively. The die size is $2.5 \mathrm{~mm} \times 1.0 \mathrm{~mm}$. As explained in Fig. 3, note that the DAC area is small $\left(0.014 \mathrm{~mm}^{2}\right)$ because the HB DAC IC does not include the output stage of DGD. As a result, the proposed HB DAC IC is low cost because of its small chip area, although the DGD can output the maximum $I_{G}$ of 28 A .

Fig. 9 shows a photograph of PCB of DGD. As described in Section I, PCB of DGD in this article makes the following three design revisions to PCB of DGD in the conference paper [37].

1) Transient-voltage-suppression diodes are added to $V_{G S H}$, $V_{G S L}, V_{D D 3}$, and $V_{D D 4}$ in Fig. 3 to prevent overvoltage breakdown of the proposed HB DAC IC.
2) The two power mosfets ( $Q_{1}$ and $Q_{2}$ ) are changed from BSC094N06LS5 (60 V, 47 A ) to IRLZ34NS ( $55 \mathrm{~V}, 30 \mathrm{~A}$ ) because $I_{G}$ of BSC094N06LS5 was too much for the output voltage of the HB DAC IC $\left(V_{G S H}, V_{G S L}\right)$, specifically,


Fig. 10. Timing charts of turn-ON measurements for four different gate drive methods compared in this article. (a) Conventional SGD. (b) S\&G gate driving. (c) Two-variable digital gate driving with two slots. (d) Four-variable digital gate driving with $560 \mathrm{~ns} \times 4$ slots.
$I_{G}$ is 15 A to 68 A at $V_{G S H}=V_{G S L}=3 \mathrm{~V}$ to 4 V in BSC 094 N 06 LS 5 , while $I_{G}$ is 6 A to 25 A at $V_{G S H}=$ $V_{G S L}=3 \mathrm{~V}$ to 4 V in IRLZ34NS.
3) Four isolated dc-dc converters for $V_{D D 1}-V_{D D 4}$ are mounted on the PCB to stabilize the power supply to DGD .

## III. Comparison of Four Different Gate Drive Methods IN 6500 V, 1000 A IGBT Module

In this article, the comparison of four different gate drive methods in the $6500 \mathrm{~V}, 1000 \mathrm{~A} \mathrm{IGBT}$ module is performed by measurements using the developed gate driver. In this article, only $I_{\text {OVERSHOOT }}$ at turn-ON is discussed and the collectoremitter voltage ( $V_{C E}$ ) overshoot at turn-OFF is not discussed because $I_{\text {OVERSHOOT }}$ is large, while the voltage overshoot is small, being less than 500 V .

## A. Definition of Four Different Gate Drive Methods

Fig. 10(a)-(d) show the timing charts of the turn-ON measurements for the four different gate drive methods compared in this article, including the conventional SGD [see Fig. 10(a)], the S\&G gate driving [20] [see Fig. 10(b)], 2DG with two slots [see Fig. 10(c)], and 4DG with $560 \mathrm{~ns} \times 4$ slots [see Fig. 10(d)].

The steps for determining the values of the slots $\left(t_{1}-t_{4}\right)$ in the 4DG in Fig. 10(d) are explained below. As shown in Figs. 5 and $10(\mathrm{~d})$, this DGD has a total of eight variables of freedom: $t_{1}-t_{4}$ and $n_{1}-n_{4}$. However, since parameter optimization of eight variables is difficult to implement, $t_{1}-t_{4}$ were fixed and parameter optimization of four variables of $n_{1}-n_{4}$ was performed in this article.


Fig. 11. Measured $n$ dependence $V_{G S H}$ in SGD to demonstrate the successful operation of 8-bit DAC at $V_{D D 3}=V_{D D 4}=3.5 \mathrm{~V}$ and 4 V and $m=60$ and 110.
(Step 1) Examine the turn-ON delay $\left(t_{d(\mathrm{on})}\right)$ and the turn-ON rise time $\left(t_{r}\right)$ shown in the datasheet of IGBT and determine $t_{\text {TOTAL }}$ defined by the following:

$$
\begin{equation*}
t_{d(\mathrm{on})}+t_{r}<t_{1}+t_{2}+t_{3}+t_{4} \equiv t_{\mathrm{TOTAL}} \tag{1}
\end{equation*}
$$

$t_{\text {TOTAL }}$ is set to 2 ms because $t_{d(\mathrm{on})}=1.2 \mathrm{~ms}$ and $t_{r}=0.3 \mathrm{~ms}$ for this HVIGBT.
(Step 2) Determine $t_{1}-t_{4}$ by the following equation:

$$
\begin{equation*}
t_{1}=t_{2}=t_{3}=t_{4}=\frac{t_{\mathrm{TOTAL}}}{4} \tag{2}
\end{equation*}
$$

The calculation results in $t_{1}=t_{2}=t_{3}=t_{4}=500 \mathrm{~ns}$. In the measurements, however, instead, $t_{1}=t_{2}=t_{3}=t_{4}=560 \mathrm{~ns}$, as shown in Fig. 10(d), because the lower limit of the time step of the signal generator that generates "Timing" signal in Fig. 5, which determines the values of $t_{1}-t_{4}$, is 80 ns .

S\&G, 2DG, and 4DG are a kind of active gate driving. $n$ is varied in SGD, $n_{1}$ is varied in S\&G, ( $n_{1}$ and $n_{2}$ ) are varied in 2 DG , and ( $n_{1}, n_{2}, n_{3}$, and $n_{4}$ ) are varied in 4DG, where $n$ and $n_{1-}$ $n_{4}$ are integers between 0 and $255 . m$ in SGD is 60 or 110 in this article. SGD with varied $n$ emulates a conventional gate driver with varied gate resistance. 2DG and 4DG are based on the article presented in [11]. The optimal values of the variables ( $n_{1}$ and $n_{2}$ ) in 2DG and ( $n_{1}, n_{2}, n_{3}$, and $n_{4}$ ) in 4DG (defined as gate vectors in this article) are searched by repeated measurements using the simulated annealing algorithm [11]. Details are explained later. S\&G was proposed to reduce the effort of searching for the optimal gate vectors of 4DG [20]. As shown in Fig. 10(b), in S\&G, $I_{G}$ waveform of "medium-zero-strong" is used. The advantage of $\mathrm{S} \& \mathrm{G}$ is that it has only one variable $\left(n_{1}\right)$ while achieving almost the same performance as 4DG [20].

## B. Measurements of Gate Driver

Fig. 11 shows the measured $n$ dependence $V_{G S H}$ in SGD to demonstrate the successful operation of 8-bit DAC at $V_{D D 3}$ $=V_{D D 4}=3.5 \mathrm{~V}$ and 4 V and $m=60$ and 110. $V_{G S H}$ is monotonically increasing with $n$, although DAC is nonlinear. The maximum output current of DAC is 100 mA . Fig. 12 shows the measured $n$ dependence of $I_{G}$ in SGD to demonstrate the successful operation of 8-bit DGD at $V_{D D 3}=V_{D D 4}=3.5 \mathrm{~V}$ and 4 V and $m=60$ and 110 . To investigate the performance


Fig. 12. Measured $n$ dependence of $I_{G}$ in SGD to demonstrate the successful operation of 8-bit DGD at $V_{D D 3}=V_{D D 4}=3.5 \mathrm{~V}$ and 4 V and $m=60$ and 110.


Fig. 13. Circuit schematic of double pulse test using DGD and two IGBT modules ( $Q_{3}$ and $Q_{4}:$ CM1000HG-130XA, $6500 \mathrm{~V}, 1000 \mathrm{~A}$ ).


Fig. 14. Measurement setup of double pulse test using DGD and IGBT modules.
of DGD itself, a $100 \mu \mathrm{~F}$ capacitor is connected to the output of DGD and $I_{G}$ is measured. $I_{G}$ is monotonically increasing with $n$, although it is nonlinear. The maximum $I_{G}$ is 28 A . In all following measurements in this article, measurements are performed under condition of $V_{D D 3}=V_{D D 4}=3.5 \mathrm{~V}$ and $m=$ 110 , with the maximum $I_{G}$ of 10 A because 10 A is enough to actively drive the target IGBT.

## C. Measurements of $E_{\text {LOSS }}$ Versus $I_{\text {OVERSHoot }}$ in 6500 V , 1000 A IGBT Module

Figs. 13 and 14 show a circuit schematic and a measurement setup of the double pulse test using DGD and two IGBT modules ( $Q_{3}$ and $Q_{4}:$ CM1000HG-130XA, $6500 \mathrm{~V}, 1000 \mathrm{~A}$ ), respectively. In the measurement, as shown in Fig. 13, the proposed DGD is isolated by the four isolated dc-dc converters, as shown in Fig. 9 (CHS1202412 for $V_{D D 1}$ and $V_{D D 2}$ and MGS100505 for $V_{D D 3}$ and $V_{D D 4}$ ) and the signal isolator IC (IL260-3E).


Fig. 15. (a) Overall view of the measured $E_{\text {LOSS }}$ versus IOVERSHOOT of four different gate drive methods for comparison at $V_{C C}=3.6 \mathrm{kV}$. (b) Enlarged view of (a).

In this experiment, the signal isolator IC was used to simplify the measurement setup. Optical isolators, however, have been originally used in the HVIGBTs. Therefore, if the signal isolator IC is replaced with the optical isolator, the proposed DGD will be able to drive the high-side IGBT $\left(Q_{3}\right)$, as shown in Fig. 13, normally without causing CMRR-induced malfunctions.

The measurement conditions are room temperature and $I_{L}$ of 1000 A . The power supply voltage ( $V_{C C}$ ) of the main circuit in Section III is 3.6 kV .

Fig. 15(a) and (b) show the overall view of the measured $E_{\text {LOSS }}$ versus $I_{\text {OVERSHOot }}$ of four different gate drive methods for comparison at $V_{C C}=3.6 \mathrm{kV}$ and an enlarged view of Fig. 15(a), respectively. This article discusses the switching at turn-ON and does not discuss the switching at turn-OFF because $I_{\text {OVERSHOOT }}$ is large, $V_{C E}$ overshoot at turn-OFF is small, being less than 500 V in the HVIGBT. The definition of $E_{\mathrm{LOSS}}$ at turn-ON is given as follows:

$$
\begin{equation*}
E_{\mathrm{LOSS}}=\int_{t_{0}}^{t_{1}} I_{C} V_{C E} d t \tag{3}
\end{equation*}
$$

where $t_{0}$ is the time when $I_{C}$ reaches $10 \%$ of $I_{L}$, and $t_{1}$ is the time when $V_{C E}$ reaches $10 \%$ of $V_{C C}$.


Fig. 16. Gate vectors and measured waveforms from point A to point I in Fig. 15. (a) Point A (4DG). (b) Point B (SGD). (c) Point C (SGD). (d) Point D (2DG). (e) Point E (S\&G). (f) Point F (S\&G). (g) Point G (SGD). (h) Point H (S\&G). (i) Point I (SGD).

TABLE I
Ranking of $F_{\text {Obj }}$ of Point A to Point I in Fig. 15 and Details of Each Point

|  | Gate driving method | Gate vectors | $\begin{gathered} E_{\text {Loss }} \\ {[\mathrm{J}]} \end{gathered}$ | $I_{\text {OVERSHOOT }}$ [A] | $\boldsymbol{f}_{\text {OBJ }}$ | Ranking of $f_{\text {OBJ }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Point A | Best point in 4DG | $\begin{gathered} \left(n_{1}, n_{2}, n_{3}, n_{4}\right)= \\ (205,225,150,130) \end{gathered}$ | 7.04 | 1400 | 0.361 | 1st |
| Point B | SGD | $n=152$ | 7.91 | 1380 | 0.383 | 5th |
| Point C | SGD | $n=158$ | 7.04 | 1580 | 0.384 | 6th |
| Point D | Best point in 2DG | $\left(n_{1}, n_{2}\right)=(230,130)$ | 6.10 | 1710 | 0.381 | 4th |
| Point E | $\begin{array}{\|l\|} \hline \text { Best point in } \\ \text { S\&G } \\ \left(t_{2}=720 \mathrm{~ns}\right) \\ \hline \end{array}$ | $n_{1}=236$ | 6.35 | 1650 | 0.377 | 3rd |
| Point F | $\begin{array}{\|l\|} \hline \text { Best point in } \\ \text { S\&G } \\ \left(t_{2}=1040 \mathrm{~ns}\right) \\ \hline \end{array}$ | $n_{1}=234$ | 7.37 | 1450 | 0.376 | 2nd |
| Point G | SGD | $n=255$ | 5.78 | 3350 | 0.636 | 7th |
| Point H | $\begin{array}{\|c\|} \hline \text { S\&G } \\ \left(t_{2}=1040 \mathrm{~ns}\right) \\ \hline \end{array}$ | $n_{1}=0$ | 5.12 | 5330 | 0.970 | 9th |
| Point I | SGD | $n=138$ | 21.3 | 615 | 0.795 | 8th |

For S\&G, the measured results at two different $t_{2}$ are shown because $t_{2}$ is the second most important parameter after $n_{1}$ in $\mathrm{S} \& G$. To quantitatively compare the different gate drive methods, an evaluation function ( $f_{\mathrm{OBJ}}$ ) in (4) is defined as a performance index of gate driving [11], and it is discussed that a gate driving with small $f_{\mathrm{OBJ}}$ is an excellent gate driving

$$
\begin{equation*}
f_{\mathrm{OBJ}}=\sqrt{\left(\frac{E_{\mathrm{LOSS}}}{E_{\mathrm{LOSS}, \mathrm{MAX}}}\right)^{2}+\left(\frac{I_{\text {OVERSHOOT }}}{I_{\text {OVERSHOOT, MAX }}}\right)^{2}} \tag{4}
\end{equation*}
$$

where $E_{\text {LOSS, }}$ max is 27 J and $I_{\text {OVERSHOot, max }}$ is 5600 A in this article. The dashed concentric curves in Fig. 15(a) and (b) show the contour of $f_{\mathrm{OBJ}}$ from 0.1 to 1.0 . Table I presents
the ranking of $f_{\text {OBJ }}$ of Point A to Point I , the representative points in Fig. 15(a) and (b), and the details of each point. Fig. 16 shows the gate vectors and measured waveforms from Point A to Point I.

A way to estimate IGBT switching characteristics, such as $d V_{C E} / d t, d I_{C} / d t, E_{\mathrm{LOSS}}$, and $I_{\text {OVERSHOOT }}$, and the controllable performance range when applying this DGD to unknown IGBTs will be explained. The DGD is the current-source gate driver, as described in Fig. 3. Actually, as the measured waveform of $I_{G}$ in Fig. 16(c) shows, $I_{G}$ is almost constant from $V_{G E}$ of -15 V to the threshold voltage of IGBT. Therefore, by modeling the DGD as a constant current source and performing SPICE simulations to drive IGBTs, the switching characteristics of IGBTs can be estimated. Furthermore, the controllable performance range of the switching characteristics can be estimated by varying the value of the constant current source in the $I_{G}$ range of DGD, as shown in Fig. 12.

1) Conventional SGD: The black lines in Fig. 15(a) and (b) show the tradeoff curves of the conventional SGD [see Fig. 10(a)] with varied $n$ from 138 to 255 . The tradeoff curves emulate the conventional gate driving with varied gate resistance, and this study aims to achieve a performance lower left than this tradeoff curve, i.e., low $E_{\text {LOSS }}$ and low $I_{\text {OVERSHOOT }}$, by active gate driving. Fig. 16 (g) and (i) show the measured waveforms at Point G and Point I, where $I_{G}$ is maximum and minimum in SGD, respectively.
2) $S \& G$ Gate Driving: The blue and red lines in Fig. 15(a) and (b) show the measured results of S\&G [see Fig. 10(b)] with varied $n_{1}$ from 0 to 255 at $t_{2}=720 \mathrm{~ns}$ and 1040 ns , respectively. Fig. 17(a)-(c) show the measured $n_{1}$ dependence of $E_{\text {LOSS }}$,


Fig. 17. Measured $n_{1}$ dependence of (a) $E_{\mathrm{LOSS}}$, (b) IOVERSHOOT, and (c) $f_{\text {OBJ }}$ in S\&G.
$I_{\text {OVERSHOot }}$, and $f_{\text {OBJ }}$ in $\mathrm{S} \& \mathrm{G}$, respectively. When $n_{1}$ is varied from 0 to $255, E_{\text {LOSS }}$ has the maximum value, $I_{\text {OVERSHOOT }}$ has the minimum value, and $f_{\text {OBJ }}$ has the minimum value. By changing the input data given to "Scan In" terminal in Fig. 4 from an external signal generator, the value of $n_{1}$ was changed from 0 to 255 , and the measurement was repeated 256 times to obtain the results, as shown in Fig. 17.

In S\&G at $t_{2}=720 \mathrm{~ns}$, the measured point at $n_{1}=236$ is the best point where $f_{\mathrm{OBJ}}$ is the minimum, which is Point E in Fig. 15(b). The measured waveforms at Point $E$ are shown in Fig. 16(e). Similarly, in $\mathrm{S} \& \mathrm{G}$ at $t_{2}=1040 \mathrm{~ns}$, the measured point at $n_{1}=234$ is the best point where $f_{\mathrm{OBJ}}$ is the minimum, which is Point F in Fig. 15(b). The measured waveforms at Point F are shown in Fig. 16(f). As shown in Fig. 17(b), I Overshoot is minimum at $n_{1}=234$, so $f_{\text {OBJ }}$ is also minimum at $n_{1}=234$. The reason why $I_{\text {OVERSHOOt }}$ is minimum at $n_{1}=234$ is explained below. When $n_{1}$ is decreased from 234, $I_{\text {OVERSHOOT }}$ increases because the first peak of $I_{C}$ in Fig. 16(f) decreases and the second peak of $I_{C}$ increases; thus, I IVERSHoot determined by the second peak increases. In contrast, increasing $n_{1}$ from 234 also increases $I_{\text {OVERSHOOT }}$ because the first peak of $I_{C}$ in Fig. 16(f) increases and the second peak of $I_{C}$ decreases, thus increasing $I_{\text {OVERSHOOT }}$ determined by the first peak. Therefore, as shown in Fig. 16(e) and (f), by adjusting $n_{1}$ to align the two peak heights of $I_{C}$ waveforms, $E_{\mathrm{LOSS}}$ and $I_{\text {OVERSHOOT }}$ are reduced and the best point with the smallest $f_{\mathrm{OBJ}}$ is achieved in $\mathrm{S} \& \mathrm{G}$. When $t_{2}$ is increased in S\&G from 720 ns (Point E) to 1040 ns (Point F), as shown in Fig. 15(b) and Table I, IOVERSHoot decreases from 1650 to 1450 A as the optimum $n_{1}$ decreases from 236 to 234 , while $E_{\text {LOSS }}$ increases from 6.35 to 7.37 J . On the other hand, as shown in Table $\mathrm{I}, f_{\mathrm{OBJ}}$ at Points E and F are almost the same, and therefore, it can be said that $\mathrm{S} \& \mathrm{G}$ can tune $E_{\mathrm{LOSS}}$ and $I_{\text {OVERSHOOT }}$ of the best point by varying $t_{2}$ and $n_{1}$.

At Point H, as shown in Fig. 15(a), IOvershoot is at a maximum of 5330 A, as shown in Fig. 16(h), because, as shown


Fig. 18. $\quad E_{\text {LOSS }}$ versus $I_{\text {OVERSHOOT }}$ for all 2745 measured points in search process in 4DG at $V_{C C}=3.6 \mathrm{kV}$.

TABLE II
Details of Top Ten Ranking of Fobj in 2745 Measured Results of 4DG

| Ranking <br> of $f_{\text {OBJ }}$ | $n_{1}$ | $n_{2}$ | $n_{3}$ | $n_{4}$ | $E_{\text {LOSS }}$ <br> $[\mathrm{J}]$ | OVERSHOOT <br> $[\mathrm{A}]$ | $f_{\text {OBJ }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 205 | 225 | 150 | 130 | 7.04 | 1400 | 0.361 |
| 2 | 204 | 235 | 133 | 147 | 6.76 | 1490 | 0.365 |
| 3 | 230 | 201 | 150 | 130 | 7.22 | 1400 | 0.366 |
| 4 | 255 | 191 | 146 | 157 | 6.43 | 1602 | 0.372 |
| 5 | 206 | 226 | 156 | 171 | 6.17 | 1669 | 0.376 |
| 6 | 191 | 249 | 141 | 130 | 6.92 | 1557 | 0.378 |
| 7 | 239 | 209 | 130 | 205 | 6.03 | 1736 | 0.382 |
| 8 | 187 | 239 | 151 | 154 | 6.87 | 1602 | 0.383 |
| 9 | 255 | 197 | 131 | 204 | 6.21 | 1714 | 0.383 |
| 10 | 222 | 222 | 130 | 179 | 6.15 | 1736 | 0.385 |

in Fig. 10(b), at the moment $H_{-} n_{\text {PMOS }}$ changes from 0 to 255 , $H \_n_{\text {NMOS }}$ also changes from 110 to 0 , resulting in the maximum $I_{G}$ of 14 A in Fig. 16(h).
3) $2 D G$ and $4 D G$ : Points D and A in Fig. 15(a) and (b) are the best points where the smallest $f_{\mathrm{OBJ}}$ is achieved by repeatedly measuring and searching for $n_{1}$ to $n_{2}$ and $n_{1}$ to $n_{4}$ using the simulated annealing algorithm [11] for 2DG [see Fig. 10(c)] and 4DG [see Fig. 10(d)], respectively. In the following, the details of the best point search method in 4DG will be explained, and the exact same method is used for 2DG. In 4DG, using the method of Miyazaki et al. [11], the simulated annealing algorithm was applied to repeatedly perform switching measurements while varying the gate vectors ( $n_{1}, n_{2}, n_{3}$, and $n_{4}$ ), measure $E_{\text {LOSS }}$ and $I_{\text {OVERSHOOT }}$, calculate $f_{\text {OBJ }}$, and search for the gate vector that minimizes $f_{\text {OBJ }}$.

Fig. 18 shows $E_{\text {LOSS }}$ versus $I_{\text {OVERSHOOT }}$ for all 2745 measured points in the search process in 4 DG at $V_{C C}=3.6 \mathrm{kV}$. Fig. 18 also shows the tradeoff curve of the conventional SGD for comparison. 4DG has many measurement points to the lower left of the tradeoff curve of SGD. Fig. 19 shows the time series of gate vectors, $E_{\text {LOSS }}, I_{\text {OVERSHOOT }}$, and $f_{\text {OBJ }}$ for 2745 search measurements in 4DG. The simulated annealing algorithm is used to search the gate vectors ( $n_{1}, n_{2}, n_{3}$, and $n_{4}$ ). It can be seen that $f_{\text {OBJ }}$ varies greatly at the beginning of the search, while at the end of the search, $f_{\text {OBJ }}$ converges to a constant value, indicating that the search has been completed. Table II presents the details


Fig. 19. Time series of gate vectors, $E_{\mathrm{LOSS}}, I_{\text {OVERSHOOT }}$, and $f_{\text {OBJ }}$ for 2745 search measurements in 4DG.


Fig. 20. (a) Overall view of the measured $V_{C C}$ dependence of $E_{\mathrm{LOSS}}$ versus IOVERSHOOT of the conventional SGD and S\&G at $t_{2}=560 \mathrm{~ns}$ at room temperature and the load current of 1000 A. (b) Enlarged view of (a).
of the top ten ranking of $f_{\text {OBJ }}$ in all 2745 measured results of 4DG. The top ten $f_{\text {OBJ }}$ 's occur near the 1000th search, not at the end of the search. Therefore, in this article, the 966th measured point that achieved the smallest $f_{\mathrm{OBJ}}$ is adopted as the best point in 4DG (Point A) in this study. The measured waveforms of the best points (Point A and Point D) of 4DG and 2DG are shown in Fig. 16(a) and (d), respectively.

## D. Comparison of Four Different Gate Drive Methods

The four different gate drive methods for the $6500 \mathrm{~V}, 1000 \mathrm{~A}$ IGBT module are compared. As shown in Table I, $f_{\text {OBJ }}$ ranks Point A (best point in 4 DG ) in first place, Point $F$ (best point in S\&G with $t_{2}=1040 \mathrm{~ns}$ ) in second place, Point E (best point in S\&G with $t_{2}=720 \mathrm{~ns}$ ) in third place, and Point D (best point in 2DG) in fourth place, with 4DG showing the best performance. As shown in Fig. 15(b), all four points are lower left than the tradeoff curve of SGD, resulting in lower $E_{\text {LOSS }}$ and $I_{\text {OVERSHOOT }}$ than SGD by the active gate driving. As shown in Fig. 15(b), Table I, and Fig. 16(a)-(c), compared with Point B of SGD, Point A (best point in 4DG) reduces $E_{\text {LOSS }}$ from 7.91 to 7.04 J by $11 \%$ under $I_{\text {OVERSHOOT-aligned }}$ condition. Compared with Point C of SGD, Point A (best point in 4DG) reduces $I_{\text {OVERSHOOT }}$ from 1580 to 1400 A by $11 \%$ under $E_{\mathrm{LOSS}}$-aligned condition.

Here, the similarities among 4DG, 2DG, and S\&G are discussed. Interestingly, comparing the best waveforms of 4DG, 2DG, and S\&G in Fig. 16(a) and (d)-(f), the gate vectors are different, while $V_{G E}$ and $I_{G}$ waveforms are similar, and $I_{C}$ waveforms have two peaks with equal peak height. Therefore, aligning the two peak heights of $I_{C}$ waveforms in the target IGBT is a common design guideline for active gate driving that minimize $f_{\text {OBJ }}$. Also, comparing Fig. 16(a) and (d)-(f), IG waveforms are "medium-(almost) zero-strong" in common. As shown in Fig. 12, IGs of gate vectors $n_{3}=150$ and $n_{4}=130$ in Point A (best point in 4 DG ) and $n_{2}=130$ in Point D (best point in 2DG) are almost zero. The same is true for the top ten ranking of $f_{\text {OBJ }}$ of 4 DG in Table II, where $I_{G}$ waveforms are "medium ( $n_{1}$ and $n_{2}$ )-(almost) zero ( $n_{3}$ and $n_{4}$ )-strong." Therefore, as shown in Fig. 10(b)-(d), although 4DG, 2DG, and S\&G have different gate driving waveform constraints, the derived optimal gate driving waveforms are all "medium-(almost) zero-strong" in common, and their $f_{\text {OBJ }}$ 's are not significantly different, as shown in Table I. Here, the physical reasons why AGD with $I_{G}$ waveforms of "medium-(almost) zero-strong" perform better than the conventional SGD are explained. AGD achieves smaller $f_{\text {OBJ }}$ than the conventional SGD by shortening the turn-ON delay in the first medium drive, reducing $I_{\text {OVERSHoot }}$ in the next (almost) zero drive and reducing $E_{\text {LOSS }}$ in the last strong drive.

On the other hand, the test cost to find the optimum gate vectors for $4 \mathrm{DG}, 2 \mathrm{DG}$, and $\mathrm{S} \& \mathrm{G}$ is very different. The number of combinations in gate vector for 4DG, 2DG, and S\&G is $\left(2^{8}\right)^{4}$ $\left(>10^{9}\right),\left(2^{8}\right)^{2}\left(>10^{4}\right)$, and $2^{8}(=256)$, respectively. In this article, as shown in Fig. 19, the optimization of $\left(2^{8}\right)^{4}$ gate vectors of 4DG is successfully performed in only 2745 iterations using the simulated annealing algorithm. The test cost for 4DG is still high


Fig. 21. Gate vectors and measured waveforms from Point J to Point L in Fig. 20 at $V_{C C}=3.0 \mathrm{kV}$.
because 2745 measurements in 4DG are more than ten times higher than 256 measurements in S\&G. As shown in Table I, $f_{\text {OBJ }}$ of Point A (best point in 4 DG ) is 0.361 , while $f_{\text {OBJ }}$ of Point E (best point in $\mathrm{S} \& \mathrm{G}$ with $t_{2}=720 \mathrm{~ns}$ ) is 0.377 , and that of Point F (best point in $\mathrm{S} \& \mathrm{G}$ with $t_{2}=1040 \mathrm{~ns}$ ) is 0.376 , showing only a small difference. Therefore, in this article, $S \& G$ will be used in subsequent measurements from a cost-performance perspective. Adopting S\&G eliminates the need for the four slots $\left(t_{3}, t_{4}, t_{8}\right.$, and $t_{9}$ ) in Fig. 5 and, thus, has the advantage of reducing the circuit size of the HB DAC IC, as shown in Fig. 4.

## IV. $V_{\mathrm{CC}}$ Dependence of Active Gate Drive in 6500 V, 1000 A IGBT MODULE

In the target $6500 \mathrm{~V}, 1000 \mathrm{~A}$ IGBT module, the $V_{C C}$ dependence of $E_{\text {LOSS }}$ reduction effect of the active gate driving is very important yet unknown. For low-voltage, small-current IGBTs (rated $600 \mathrm{~V}, 100 \mathrm{~A}$ ), the load current dependence and the temperature dependence of $E_{\mathrm{LOSS}}$ reduction effects of the active gate drive (4DG and S\&G) over the conventional SGD have been quantitatively investigated in [16], while the $V_{C C}$ dependence has not been reported. Therefore, in this article, the $V_{C C}$ dependence of $E_{\text {LOSS }}$ reduction effect of the active gate driving over the conventional SGD in the $6500 \mathrm{~V}, 1000 \mathrm{~A} \mathrm{IGBT}$ module is investigated in detail by measurements.

Fig. 20(a) and (b) show the overall view of the measured $V_{C C}$ dependence of $E_{\mathrm{LOSS}}$ versus $I_{\text {OVERSHOOT }}$ of the conventional SGD and S\&G at $t_{2}=560 \mathrm{~ns}$ at room temperature and $I_{L}$ of 1000 A and an enlarged view of Fig. 20(a), respectively. Note that since the IGBT samples are different in Figs. 15 and 20, the measured results of the two do not match. As shown in Fig. 20(a), when $V_{C C}$ increases from 3.0 to 4.5 kV , both $E_{\mathrm{LOSS}}$ and $I_{\text {OVERSHoot }}$ increase, as expected. The points of interest, Point J to Point U, are defined in Fig. 20(a) and (b). The points of maximum $I_{G}(n=255)$ of SGD at $V_{C C}=3.0 \mathrm{kV}, 3.6 \mathrm{kV}, 4.0 \mathrm{kV}$, and 4.5 kV are defined as Point J, Point M, Point P, and Point S, respectively. The best points with the smallest $f_{\text {OBJ }}$ of $\mathrm{S} \& \mathrm{G}$ at $V_{C C}=3.0 \mathrm{kV}, 3.6 \mathrm{kV}, 4.0 \mathrm{kV}$, and 4.5 kV are defined as Point L, Point O, Point R, and Point U, respectively. These four points
are lower left than the tradeoff curve for the conventional SGD, indicating that the $\mathrm{S} \& \mathrm{G}$ advantage is maintained even when $V_{C C}$ varies from 3.0 to 4.5 kV . The points of SGD with the same $I_{\text {OVERSHOOT }}$ as the best point of $\mathrm{S} \& \mathrm{G}$ at $V_{C C}=3.0 \mathrm{kV}, 3.6 \mathrm{kV}$, 4.0 kV , and 4.5 kV are defined as Point K, Point N, Point Q, and Point T, respectively.

Figs. 21-24 show the gate vectors and the measured waveforms from Point J to Point U at $V_{C C}=3.0 \mathrm{kV}, 3.6 \mathrm{kV}, 4.0 \mathrm{kV}$, and 4.5 kV , respectively. As shown in Figs. 21(a), 22(a), 23(a), and 24(a), the maximum $I_{G}$ is 8 A . At $V_{C C}=3.0 \mathrm{kV}$, as shown in Figs. 20 and 21, compared with Point K of the conventional SGD, Point L (best point in $\mathrm{S} \& \mathrm{G}$ ) reduces $E_{\mathrm{LOSS}}$ from 7.03 to 4.78 J by $32 \%$ under $I_{\text {OVERSHOOT-aligned condition. At }} V_{C C}$ $=3.6 \mathrm{kV}$, as shown in Figs. 20 and 22, compared with Point N of the conventional SGD, Point O (best point in S\&G) reduces $E_{\text {LOSS }}$ from 7.01 to 6.10 J by $13 \%$ under $I_{\text {OVERSHOOT-aligned }}$ condition. At $V_{C C}=4.0 \mathrm{kV}$, as shown in Figs. 20 and 23, compared with Point Q of the conventional SGD, Point R (best point in $\mathrm{S} \& \mathrm{G}$ ) reduces $E_{\mathrm{LOSS}}$ from 8.38 to 6.94 J by $17 \%$ under IOVERSHoot-aligned condition. At $V_{C C}=4.5 \mathrm{kV}$, as shown in Figs. 20 and 24, compared with Point T of the conventional SGD, Point U (best point in $\mathrm{S} \& \mathrm{G}$ ) reduces $E_{\mathrm{LOSS}}$ from 11.7 to 9.88 J by $16 \%$ under $I_{\text {OVERSHOOt }}{ }^{-a l i g n e d ~ c o n d i t i o n . ~}$

In summary, in $V_{C C}$ range from 3.0 to 4.5 kV , the proposed $S \& G$ reduces $E_{\text {LOSS }}$ by $13 \%-32 \%$ compared with the conventional SGD under $I_{\text {OVERSHOOT-aligned condition. This }}$ result indicates that applying the proposed S\&G to high-voltage converter/inverter systems using the HVIGBTs would reduce $E_{\text {LOSS }}$ by $13 \%-32 \%$; thus, the benefit of the proposed AGD to high-voltage applications is significant. Interestingly, similar to Section III, comparing the best waveforms of S\&G in Figs. 21(c), 22(c), 23(c), and 24(c), IC waveforms have two peaks with equal peak height by tuning $n_{1}$ regardless of $V_{C C}$. Table III presents $V_{C C}$ dependence of the optimum $n_{1}$ in $\mathrm{S} \& \mathrm{G}$, as shown in Figs. 21(c), 22(c), 23(c), and 24(c). The common design guideline, as described in Section III, for active gate driving that minimize $f_{\mathrm{OBJ}}$, aligning the two peak heights of $I_{C}$ waveforms, is successfully achieved by increasing $n_{1}$ from 234 to 242 as $V_{C C}$ increases from 3.0 to 4.5 kV .


Fig. 22. Gate vectors and measured waveforms from Point M to Point O in Fig. 20 at $V_{C C}=3.6 \mathrm{kV}$.


Fig. 23. Gate vectors and measured waveforms from Point P to Point R in Fig. 20 at $V_{C C}=4.0 \mathrm{kV}$.


Fig. 24. Gate vectors and measured waveforms from Point $S$ to Point U in Fig. 20 at $V_{C C}=4.5 \mathrm{kV}$.

TABLE III
$V_{\mathrm{CC}}$ Dependence of Optimum $N_{1}$ IN S\&G

| $V_{\mathrm{cc}}$ | Optimum $\boldsymbol{n}_{\mathbf{1}}$ <br> in S\&G |
| :---: | :---: |
| 3.0 kV | 234 |
| 3.6 kV | 237 |
| 4.0 kV | 240 |
| 4.5 kV | 242 |

TABLE IV
Comparison Table of DGDs

|  | TIA'17 [11] | $\begin{aligned} & \text { ISPSD'20 } \\ & \text { [19] } \end{aligned}$ | $\begin{array}{\|c} \hline \text { ISPSD'21 } \\ {[24]} \\ \hline \end{array}$ | TPEL'21 [25] | This work |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Target power device | Si IGBT \& SiC MOSFET | GaN FET | GaN FET | GaN FET | Si IGBT |
| Process | $\begin{gathered} 180 \mathrm{~nm} \\ B C D \end{gathered}$ | $\begin{gathered} 180 \mathrm{~nm} \\ B C D \end{gathered}$ | $\begin{gathered} 180 \mathrm{~nm} \\ B C D \end{gathered}$ | $\begin{gathered} 180 \mathrm{~nm} \text { HV } \\ \text { CMOS } \end{gathered}$ | $\begin{gathered} 180 \mathrm{~nm} \\ \mathrm{BCD} \end{gathered}$ |
| Chip area | $6.25 \mathrm{~mm}^{2}$ | 1.97 mm ${ }^{2}$ | 4.32 mm ${ }^{2}$ | 5.0 mm ${ }^{2}$ | 2.5 mm ${ }^{2}$ |
| Output voltage swing | 15 V | 3.3 V | 5 V | 5 V | 30 V |
| Levels of $I_{G}$ | 6 bit | 7 bit | 6 bit | 8 bit (coarse), 6 bit (fine) | 8 bit |
| Max. $I_{\text {G }}$ | 5 A | $\begin{gathered} 3.3 \mathrm{~V} / 0.5 \Omega \\ =6.6 \mathrm{~A} \end{gathered}$ | 5 A | $\begin{gathered} 5 \mathrm{~V} / 0.12 \Omega \\ =42 \mathrm{~A} \end{gathered}$ | 28 A |
| Functions integrated into IC | 1 driver | 1 driver | 1 driver | 1 driver | 2 DACs |

Table IV presents a comparison table of DGDs. The proposed DGD using HB DAC IC and two power MOSFETs achieves the largest $V_{\text {SWing }}$ of 30 V and the second largest $I_{G}$ of 28 A in DGDs. This article is the first to demonstrate the advantages of DGD in HVIGBT.

## V. Conclusion

This article is the first to demonstrate the advantages of AGDs in the double pulse test at the world's highest voltage $(4.5 \mathrm{kV})$ and the largest load current ( 1000 A ) using the 6500 V , 1000 A IGBT modules. To enable the active gate driving in the 6500 V, 1000 A IGBT module, a new DGD circuit technology combining HB DAC IC and two power MOSFETs is proposed to realize a DGD that can output large $I_{G}$ up to 28 A with a low-cost small-area IC. The four different gate drive methods, including SGD, S\&G, 2DG, and 4DG, are compared by measurements at $3.6 \mathrm{kV}, 1000 \mathrm{~A}$ in terms of $E_{\text {LOSS }}$ and $I_{\text {OVERSHOOT }}$ reduction performance and in terms of test cost to find the optimal gate driving parameters, and $\mathrm{S} \& \mathrm{G}$ is selected from a cost-performance perspective. $V_{C C}$ dependence of the $E_{\mathrm{LOSS}}$ reduction performance of the active gate driving, which is most important for the target $6500 \mathrm{~V}, 1000 \mathrm{~A} \mathrm{IGBT}$ module, is also clarified. In $V_{C C}$ range from 3.0 to 4.5 kV , the proposed $\mathrm{S} \& \mathrm{G}$ reduces $E_{\text {LOSS }}$ by $13 \%-32 \%$ compared with the conventional SGD under $I_{\text {OVERSHOOT }}$-aligned condition. In this article, advantages of various gate drive methods in turn-ON are discussed, while the gate drive methods presented in this article are also effective in turn-OFF. The reoptimization of gate vectors in turn-OFF, however, is required because the physics of switching is different between turn-ON and turn-OFF.

Finally, the design guideline of the active gate driving for HVIGBT is clarified. Aligning the two peak heights of $I_{C}$ waveforms is the design guideline for active gate driving that
minimize $f_{\text {OBJ }}$. The high-speed operating limit of the developed DGD, i.e., the minimum value of time slot $\left(t_{1}-t_{4}\right.$ and $\left.t_{6}-t_{9}\right)$, is determined by the rise time and fall time of $V_{G S H}$ and $V_{G S L}$ in Fig. 5. The minimum value of time slot is estimated to be about 150 ns because the rise time of $V_{G S H}$ is 110 ns and the fall time of $V_{G S H}$ is 40 ns , as shown in the measured $V_{G S H}$ waveform in Fig. 16(f). Therefore, this DGD with a minimum time step of 150 ns would be applicable to silicon power devices (IGBTs and power MOSFETs) but not to WBG devices ( SiC and $\mathrm{GaN} \mathrm{)} \mathrm{because}$ the WBG devices require the time step of 100 ns or less. The time step, however, can be shortened by modifying the HB DAC IC output driving force to be stronger. Although this article focused on I OVERSHoot as an evaluation index of switching noise, it is also possible to reduce electromagnetic interference (EMI) with DGD. Articles [21], [38], and [39] report the measurement results of minimizing $E_{\text {LOSS }}$ while meeting EMI regulations by optimizing gate vectors using DGD. It is possible to achieve the similar EMI countermeasures as above using the proposed DGD in this article.

## REFERENCES

[1] V. John, B.-S. Suh, and T. A. Lipo, "High performance active gate drive for high power IGBTs," in Proc. Conf. Rec. IEEE Ind. Appl. Conf., 1998, pp. 1519-1529.
[2] Y. Sun, L. Sun, A. Esmaeli, and K. Zhao, "A novel three stage drive circuit for IGBT," in Proc. 1st IEEE Conf. Ind. Electron. Appl., 2006, pp. 1-6.
[3] N. Idir, R. Bausiere, and J. J. Franchaud, "Active gate voltage control of turn-on di/dt and turn-off dv/dt in insulated gate transistors," IEEE Trans. Power Electron., vol. 21, no. 4, pp. 849-855, Jul. 2006.
[4] L. Dang, H. Kuhn, and A. Mertens, "Digital adaptive driving strategies for high-voltage IGBTs," in Proc. IEEE Energy Convers. Congr. Expo., 2011, pp. 2993-2999.
[5] Y. Xue, J. Lu, Z. Wang, L. M. Tolbert, B. J. Blalock, and F. Wang, "Active current balancing for parallel-connected silicon carbide MOSFETs," in Proc. IEEE Energy Convers. Congr. Expo., 2013, pp. 1563-1569.
[6] A. Shorten, W. T. Ng, M. Sasaki, T. Kawashima, and H. Nishio, "A segmented gate driver IC for the reduction of IGBT collector current over-shoot at turn-on," in Proc. 25th Int. Symp. Power Semicond. Devices ICs, 2013, pp. 73-76.
[7] Z. Wang, X. Shi, L. M. Tolbert, F. Wang, and B. J. Blalock, "A di/dt feedback-based active gate driver for smart switching and fast overcurrent protection of IGBT modules," IEEE Trans. Power Electron., vol. 29, no. 7, pp. 3720-3732, Jul. 2014.
[8] M. Blank, T. Gluck, A. Kugi, and H.-P. Kreuter, "Digital slew rate and S-shape control for smart power switches to reduce EMI generation," IEEE Trans. Power Electron., vol. 30, no. 9, pp. 5170-5180, Sep. 2015.
[9] Y. Lobsiger and J. W. Kolar, "Closed-loop di/dt and dv/dt IGBT gate driver," IEEE Trans. Power Electron., vol. 30, no. 6, pp. 3402-3417, Jun. 2015.
[10] X. Yang, Y. Yuan, X. Zhang, and P. Palmer, "Shaping high-power IGBT switching transitions by active voltage control for reduced EMI generation," IEEE Trans. Ind. Appl., vol. 51, no. 2, pp. 1669-1677, Mar./Apr. 2015.
[11] K. Miyazaki et al., "General-purpose clocked gate driver IC with programmable 63-level drivability to optimize overshoot and energy loss in switching by a simulated annealing algorithm," IEEE Trans. Ind. Appl., vol. 53, no. 3, pp. 2350-2357, May/Jun. 2017.
[12] H. C. P. Dymond et al., "A 6.7-GHz active gate driver for GaN FETs to combat overshoot, ringing, and EMI," IEEE Trans. Power Electron., vol. 33, no. 1, pp. 581-594, Jan. 2018.
[13] F. Zhang, X. Yang, Y. Ren, L. Feng, W. Chen, and Y. Pei, "Advanced active gate drive for switching performance improvement and overvoltage protection of high-power IGBTs," IEEE Trans. Power Electron., vol. 33, no. 5, pp. 3802-3815, May 2018.
[14] H. Obara, K. Wada, K. Miyazaki, M. Takamiya, and T. Sakurai, "Active gate control in half-bridge inverters using programmable gate driver ICs to improve both surge voltage and converter efficiency," IEEE Trans. Ind. Appl., vol. 54, no. 5, pp. 4603-4611, Sep./Oct. 2018.
[15] S. Kawai, T. Ueno, and K. Onizuka, "A 4.5V/ns active slew-ratecontrolling gate driver with robust discrete-time feedback technique for 600 V superjunction MOSFETs," in Proc. IEEE Int. Solid-State Circuits Conf., 2019, pp. 252-254.
[16] T. Sai et al., "Load current and temperature dependent optimization of active gate driving vectors," in Proc. IEEE Energy Convers. Congr. Expo., 2019, pp. 3292-3297.
[17] Y. S. Cheng, T. Mannen, K. Wada, K. Miyazaki, M. Takamiya, and T. Sakurai, "Optimization platform to find a switching pattern of digital active gate drive for reducing both switching loss and surge voltage," IEEE Trans. Ind. Appl., vol. 55, no. 5, pp. 5023-5031, Sep./Oct. 2019.
[18] T. Sai et al., "Robust gate driving vectors to load current and temperature variations for digital gate drivers," in Proc. IEEE 4th Int. Future Energy Electron. Conf., 2019, pp. 1-8.
[19] W. J. Zhang, J. Yu, Y. Leng, W. T. Cui, G. Q. Deng, and W. T. Ng, "A segmented gate driver for E-mode GaN HEMTs with simple driving strength pattern control," in Proc. 32nd Int. Symp. Power Semicond. Devices ICs, 2020, pp. 102-105.
[20] T. Sai et al., "Stop-and-go gate drive minimizing test cost to find optimum gate driving vectors in digital gate drivers," in Proc. IEEE Appl. Power Electron. Conf. Expo., 2020, pp. 3096-3101.
[21] R. Morikawa, T. Sai, K. Hata, and M. Takamiya, "Automatic generation of gate driving vectors for digital gate drivers to satisfy EMI regulations," in Proc. IEEE Energy Convers. Congr. Expo., 2020, pp. 4931-4936.
[22] V. Escrouzailles, E. Rabasse, and J.-Y. Coiret, "Improved performances of $6,5 \mathrm{kV}$ IGBT module by using current source gate driver," in Proc. 11th Int. Conf. Integr. Power Electron. Syst., 2020, pp. 1-6.
[23] P. Bau, M. Cousineau, B. Cougo, F. Richardeau, and N. Rouger, "CMOS active gate driver for closed-loop dv/dt control of GaN transistors," IEEE Trans. Power Electron., vol. 35, no. 12, pp. 13322-13332, Dec. 2020.
[24] R. Katada et al., " $5 \mathrm{~V}, 300 \mathrm{MSa} / \mathrm{s}$, 6-bit digital gate driver IC for GaN achieving $69 \%$ reduction of switching loss and $60 \%$ reduction of current overshoot," in Proc. 33rd Int. Symp. Power Semicond. Devices ICs, 2021, pp. 55-58.
[25] D. Liu et al., "Full custom design of an arbitrary waveform gate driver with $10-\mathrm{GHz}$ waypoint rates for GaN FETs," IEEE Trans. Power Electron., vol. 36, no. 7, pp. 8267-8279, Jul. 2021.
[26] W. J. Zhang et al., "A smart gate driver IC for GaN power HEMTs with dynamic ringing suppression," IEEE Trans. Power Electron., vol. 36, no. 12, pp. 14119-14132, Dec. 2021.
[27] Y. Wen, Y. Yang, and Y. Gao, "Active gate driver for improving current sharing performance of paralleled high-power SiC MOSFET modules," IEEE Trans. Power Electron., vol. 36, no. 2, pp. 1491-1505, Feb. 2021.
[28] Y. Ling, Z. Zhao, and Y. Zhu, "A self-regulating gate driver for high-power IGBTs," IEEE Trans. Power Electron., vol. 36, no. 3, pp. 3450-3461, Mar. 2021.
[29] E. Raviola and F. Fiori, "Experimental investigations on the tuning of active gate drivers under load current variations," in Proc. Int. Conf. Appl. Electron., 2021, pp. 1-4.
[30] J. Zhu et al., "A 600V GaN active gate driver with dynamic feedback delay compensation technique achieving $22.5 \%$ turn-on energy saving," in Proc. IEEE Int. Solid-State Circuits Conf., 2021, pp. 462-464.
[31] R. Katada et al., "Digital gate driving (DGD) is double-edged sword: How to avoid huge voltage overshoots caused by DGD for GaN FETs," in Proc. IEEE Energy Convers. Congr. Expo., 2021, pp. 5412-5416.
[32] S. Fukunaga, H. Takayama, and T. Hikihara, "A study on switching surge voltage suppression of SiC MOSFET by digital active gate drive," in Proc. IEEE 12th Energy Convers. Congr. Expo. - Asia, 2021, pp. 1325-1330.
[33] D. Han et al., "An integrated multi-level active gate driver for SiC power modules," in Proc. IEEE Transp. Electrific. Conf. Expo., 2022, pp. 727-732.
[34] K. Horii et al., "Equalization of DC and surge components of drain current of two parallel-connected SiC MOSFETs using single-input dual-output digital gate driver IC," in Proc. IEEE Appl. Power Electron. Conf. Expo., 2022, pp. 1406-1412.
[35] Y. S. Cheng et al., "High-speed searching of optimum switching pattern for digital active gate drive to adapt to various load conditions," IEEE Trans. Ind. Electron., vol. 69, no. 5, pp. 5185-5194, May 2022.
[36] D. Yamaguchi et al., "An optimization method of a digital active gate driver under continuous switching operation being capable of suppressing surge voltage and power loss in PWM inverters," IEEE Trans. Ind. Appl., vol. 58, no. 1, pp. 481-493, Jan./Feb. 2022.
[37] K. Horii, K. Hata, R. Wang, W. Saito, and M. Takamiya, "Large current output digital gate driver using half-bridge digital-to-analog converter IC and two power MOSFETs," in Proc. IEEE 34th Int. Symp. Power Semicond. Devices ICs, 2022, pp. 293-296.
[38] R. Morikawa, T. Sai, K. Hata, and M. Takamiya, "New gate driving technique using digital gate driver IC to reduce both EMI in specific frequency band and switching loss in IGBTs," in Proc. IEEE 9th Int. Power Electron. Motion Control Conf., 2020, pp. 644-651.
[39] K. Horii et al., "Sub-0.5 ns step, 10-bit time domain digital gate driver IC for reducing radiated EMI and switching loss of SiC MOSFETs," in Proc. IEEE Energy Convers. Congr. Expo., 2022, pp. 1-8.


Kohei Horii received the B.S. degree from The University of Electro-Communications, Tokyo, Japan, in 2020, and the M.S. degree from The University of Tokyo, Tokyo, Japan, in 2022, both in electronic engineering.

Since 2022, he has been with Sony Semiconductor Solutions Corporation, Kanagawa, Japan, where he is currently engaged in the design of analog-to-digital converter for CMOS image sensors.


Hiroki Yano received the B.S. degree in electrical engineering from the Tokyo Institute of Technology, Tokyo, Japan, in 2022. He is currently working toward the M.S. degree in electrical engineering with The University of Tokyo, Tokyo, Japan.

His research interests include integrated circuits for power electronics.


Katsuhiro Hata (Member, IEEE) received the M.S. degree in advanced energy and the Ph.D. degree in electrical engineering from the University of Tokyo, Tokyo, Japan, in 2015 and 2018, respectively.

He is currently a Research Associate with the Institute of Industrial Science, University of Tokyo. His research interests include hybrid dc-dc converters, digital active gate driving, wireless power transfer, and e-mobility for transportation.

Dr. Hata was a recipient of the Best Paper Award in 2018 IEEE Transportation Electrification Conference and Expo, Asia-Pacific.


Ruizhi Wang received the B.S. degree in optoelectronic information science and engineering from Beijing Jiaotong University, Beijing, China, in 2017, and the M.Eng. degree in electronic engineering in 2020 from The University of Tokyo, Tokyo, Japan, where he is currently working toward the Ph.D. degree in electronic engineering.

His research interests include integrated circuits for high-energy efficiency and high-speed computing.


Kazuto Mikami received the B.E. and M.E. degrees in electrical engineering from Nihon University, Tokyo, Japan, in 2015 and 2017, respectively.

He has joined Power Device Works, Mitsubishi Electric Corporation, Fukuoka, Japan. He worked in the application engineering section from 2017 to 2020. Since 2021, he has been working in the highvoltage design and development section.


Kenji Hatori received the B.S. and M.S. degrees in electronic engineering from Osaka University, Suita, Japan, in 2004 and 2006, respectively. He is currently working toward the $\mathrm{Ph} . \mathrm{D}$. degree in power electronics with the University of Bremen, Bremen, Germany.

He is currently a Senior Manager of high-voltage device design and development section with Mitsubishi Electric Corporation, Fukuoka, Japan. He worked on the research of reliable design and reliability test of HVIGBT modules. His research interests include the reliability issues of high-voltage SiC modules.


Koji Tanaka received the B.E. and M.E. degrees in electrical engineering from Meiji University, Tokyo, Japan, in 2012 and 2014, respectively.

In 2014, he has joined Power Device Works with Mitsubishi Electric Corporation, Fukuoka, Japan, where he is currently involved in the development of IGBTs and power diodes.


Wataru Saito (Senior Member, IEEE) received the B.Eng., M.Eng., and Dr.Eng. degrees in electrical and electronics engineering from the Tokyo Institute of Technology, Tokyo, Japan, in 1994, 1996, and 1999, respectively.

In 1999, he joined the Toshiba Corporation, Kawasaki, Japan, where he was engaged in the development of power semiconductor devices. Since 2019, he has been with Kyushu University, Fukuoka, Japan. His current research interests include basic research on next-generation power semiconductor devices and related application technologies.

Dr. Saito was a recipient of the Conference Prize Paper Award in 2008 IEEE Power Electronics Specialists Conference. He is an Editor for IEEE Transactions on Electron Devices. He formerly served on the committee member of Power Devices and ICs Committee in IEEE Electron Device Society from 2015 to 2020. He is a member of the Technical Program Committee of IEEE Electron Devices Technology and Manufacturing Conference. He formerly served on the Technical Program Committees of IEEE International Electron Devices Meeting from 2020 to 2021 and IEEE International Symposium on Power Semiconductor Devices and ICs from 2016 to 2020.


Makoto Takamiya (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electronic engineering from the University of Tokyo, Tokyo, Japan, in 1995, 1997, and 2000, respectively.

In 2000, he joined NEC Corporation, Japan, where he was engaged in the circuit design of high-speed digital LSIs. In 2005, he joined the University of Tokyo, Japan, where he is currently a Professor with the Institute of Industrial Science. From 2013 to 2014, he was a Visiting Scholar with the University of California, Berkeley. His research interests include the digital gate driver and sensor ICs for power electronics and the integrated power management circuits for automotive and industrial applications.

Dr. Takamiya was a recipient of the 2009 and 2010 IEEE Paul Rappaport Awards and the Best Paper Award in 2013 IEEE Wireless Power Transfer Conference. He is an elected member of Administrative Committee in IEEE Solid-State Circuits Society from 2023 to 2025. He is a member of the Technical Program Committee of IEEE Symposium on VLSI Technology and Circuits, IEEE Asian Solid-State Circuits Conference, and IEEE International Symposium on Power Semiconductor Devices and ICs. He formerly served on the Technical Program Committees of IEEE International Solid-State Circuits Conference (ISSCC) from 2015 to 2020 and IEEE Custom Integrated Circuits Conference from 2006 to 2011. He was a Far East Regional Chair in ISSCC 2020. He was a Distinguished Lecturer of IEEE Solid-State Circuits Society from 2019 to 2020.


[^0]:    Manuscript received 7 October 2022; revised 23 January 2023; accepted 13 March 2023. Date of publication 20 March 2023; date of current version 19 May 2023. This work was supported by NEDO under Grant JPNP21009. Recommended for publication by Associate Editor F. Luo. (Corresponding author: Makoto Takamiya.)

    Kohei Horii, Hiroki Yano, Katsuhiro Hata, Ruizhi Wang, and Makoto Takamiya are with the Institute of Industrial Science, The University of Tokyo, Tokyo 153-8505, Japan (e-mail: horii@iis.u-tokyo.ac.jp; hyano@iis.u-tokyo.ac.jp; khata@iis.u-tokyo.ac.jp; oueichi@iis.u-tokyo.ac.jp; mtaka@iis.u-tokyo.ac.jp).

    Kazuto Mikami, Kenji Hatori, and Koji Tanaka are with the Mitsubishi Electric Corporation, Fukuoka 819-0192, Japan (e-mail: mikami.kazuto@ dp.mitsubishielectric.co.jp; hatori.kenji@dx.mitsubishielectric.co.jp; tanaka. koji@ds.mitsubishielectric.co.jp).

    Wataru Saito is with the Research Institute for Applied Mechanics, Kyushu University, Fukuoka 816-8560, Japan (e-mail: wataru3.saito@riam.kyushu-u.ac.jp).
    Color versions of one or more figures in this article are available at https://doi.org/10.1109/TPEL.2023.3259521.

    Digital Object Identifier 10.1109/TPEL.2023.3259521

