# Fully Integrated Closed-Loop Active Gate Driver IC With Real-Time Control of Gate Current Change Timing by Gate Current Sensing

Yaogan Liang The University of Tokyo Tokyo, Japan liangy@iis.u-tokyo.ac.jp

Katsuhiro Hata Shibaura Institute of Technology Tokyo, Japan khata@shibaura-it.ac.jp

Makoto Takamiya The University of Tokyo Tokyo, Japan mtaka@iis.u-tokyo.ac.jp

Abstract— In order to provide a low-cost closed-loop active gate driver (AGD) that is applicable to both 3-pin and 4-pin power devices, a fully integrated closed-loop gate current sensing (GCS) AGD IC for IGBTs is proposed that controls the timing of gate current changes in real time. In an active gate driving where the gate current is changed three times from large to small to large at turn-on, GCS AGD has the function of changing the time of the first and second slots in real time by detecting the change in gate current using two comparators. Double pulse test measurements of IGBTs are performed at 600 V and under nine combinations of conditions including load current of 20 A, 50 A and 80 A, and temperature of 25 °C, 75 °C and 125 °C, using GCS AGD IC fabricated with 180 nm BCD process. The results show that the proposed GCS AGD reduces the switching loss (ELOSS) and the collector current overshoot (Iovershoot) in all nine conditions compared to the conventional single-step gate driving. Specifically, in the nine conditions, with the same  $I_{\text{OVERSHOOT}}$ , the  $E_{\rm LOSS}$  is reduced by 16% to 30%, and without increasing  $E_{\rm LOSS}$ , the reduction in Iovershoot range from 14% to 21%.

Keywords—active gate driver, gate current sensing, switching loss, current overshoot, trade-off curve

### I. INTRODUCTION

Active gate driver (AGD) [1-28], which changes the gate driving strength multiple times in fine time slots during the switching period of power devices, is attracting attention as a technology that can solve the trade-off problem between energy loss and noise during power device switching. AGD with closed-loop [9-28] instead of open-loop [1-8] is essential to cope with operating condition variations such as load current and temperature. The target of this paper is to develop a fully integrated closed-loop AGD IC with automatic control of gate current  $(I_G)$  change timing that senses only the gate terminal of power devices at any reasonable gate resistance  $(R_G)$  value. Table I shows a comparison table of the closed-loop AGD IC with automatic control of  $I_{\rm G}$  change timing. Drain-to-source voltage ( $V_{\rm DS}$ ) sensing cannot be fully integrated on IC because of the high voltage of  $V_{\rm DS}$  [26] or requires a high voltage IC process [23], resulting in high AGD costs. Sensing using a Kelvin emitter or source [24, 26] can be used with 4-pin power devices, but not with 3-pin power devices. While gate-to-source voltage  $(V_{GS})$  sensing [22, 28] provides gate terminal-only sensing, [22] is not fully integrated because it requires an FPGA, and [28] has been demonstrated to operate at high  $R_G$  of 125  $\Omega$ ,

and [28] is expected to malfunction when used under fast switching conditions at low  $R_G$ . To solve the problems, a fully integrated closed-loop gate current sensing (GCS) AGD IC with no restriction on  $R_G$  value for IGBTs is proposed controlling the timing of  $I_G$  changes in real time, which is applicable to both 3pin and 4-pin power devices.

TABLE I. COMPARISON TABLE OF CLOSED-LOOP AGD IC WITH AUTOMATIC Control of  $I_{\mbox{\scriptsize G}}$  Change Timing

	APEC'23	TIE'23	ISPSD'24	ISPSD'22	TPEL'24	This
	[24]	[23]	[26]	[22]	[28]	work
Target power device	IGBT	GaN	SiC	SiC	SiC	IGBT
Measured conditions	600 V, 80 A	400 V, 10 A	Simulated	Simulated	400 V, 40 A	600 V, 80 A
Sensor input	<b>V</b> <sub>Ee</sub> <sup>(1)</sup>	V <sub>DS</sub>	$V_{ m DS}$ , $V_{ m Ss}^{(2)}$	V <sub>GS</sub>	V <sub>GS</sub>	I <sub>G</sub>
Sensing gate terminal only	No	No	No	Yes	Yes	Yes
Arbitrary R <sub>G</sub> value	Yes	Yes	Yes	Yes	No <sup>(3)</sup>	Yes
Real-time control	Yes	Yes	No	No	Yes	Yes
Number of states per switching	3	4	4	2	3	3
I <sub>G</sub> levels	6 bit	3	NA	5	NA	6 bit
Fully integrated on IC	Yes	Yes	No <sup>(4)</sup>	No	Yes	Yes
IC Process	180 nm BCD	500 nm, 600 V SOI <sup>(5)</sup>	180 nm BCD	180 nm BCD	180 nm BCD	180 nm BCD

- (1) Voltage between power emitter and Kelvin emitter (2) Voltage between power source and Kelvin source (3)  $R_{\rm G}$  = 125  $\Omega$
- (4) Voltage divider for  $V_{\rm DS}$  is not integrated.
- (5) Requires IC process with breakdown voltage higher than the main circuit voltage




Fig. 1: Circuit schematic of proposed GCS AGD IC.




Fig. 2: Timing chart of proposed GCS AGD IC.




Fig. 3: Die photo of GCS AGD IC.




Fig. 4: Circuit schematic of double pulse test.




Fig. 5: Measurement setup.




Fig. 6: Timing charts for turn-on.

# II. Proposed Gate Current Sensing Active Gate Driver ${\rm IC}$

Figs. 1 and 2 show a circuit schematic and a timing chart of the proposed GCS AGD IC, respectively. The IC includes  $I_{\rm G}$ detector to determine the timing of  $I_G$  changes, controller for the state change, and a 6-bit digital gate driver with variable  $I_G$  in 64 levels, where  $I_G = n_{PMOS} \times 95$  mA and  $n_{PMOS}$  is an integer from 0 to 63. At turn-on, an active gate driving is performed in three slots from  $t_1$  to  $t_3$  with different  $I_G$  of strong  $(n_1)$  -weak  $(n_2)$  strong  $(n_3)$ .  $n_1$  to  $n_3$  are preset by a digital input (Scan In), while  $t_1$  and  $t_2$  are automatically determined by  $I_G$  detector. To sense  $I_{\rm G}$ , the voltage drop ( $V_{\rm RG}$ ) due to  $I_{\rm G}$  and  $R_{\rm G}$  is given to  $I_{\rm G}$  detector, and  $V_{RG}$  is compared with two reference voltages ( $V_{REF1}$  and  $V_{\rm REF2}$ ) by two comparators inside  $I_{\rm G}$  detector, respectively. Fig. 2 shows the sequence for determining the end timing of  $t_1$  ( $t_A$ ) and the end timing of  $t_2$  ( $t_B$ ).  $t_A$  is the timing when the collector current  $(I_C)$  rises from 0 A and  $t_B$  is the timing when  $I_C$  peaks. The role of  $I_G$  detector is to detect  $t_A$  and  $t_B$  from  $V_{RG}$ .  $V_{REF1}$  and  $V_{\rm REF2}$  should be adjusted in advance so that  $t_{\rm A}$  and  $t_{\rm B}$  can be detected, respectively. When gate-to-emitter voltage ( $V_{\rm GE}$ ) reaches the IGBT threshold voltage and  $I_{\rm C}$  rises from 0 A (1),  $V_{\rm RG}$  crosses  $V_{\rm REFI}$  and  $I_{\rm G}$  detector detects  $t_{\rm A}$  (2). As the controller changes  $n_{PMOS}$  from  $n_1$  to  $n_2$  (3),  $I_G$  decreases (4) and  $V_{GE}$  also decreases (5). When  $I_{\rm C}$  peaks (6),  $V_{\rm RG}$  crosses  $V_{\rm REF2}$  and  $I_{\rm G}$ detector detects  $t_{\rm B}$  (7). As the controller changes  $n_{\rm PMOS}$  from  $n_2$ to  $n_3$  (8),  $I_G$  increases (9) and  $V_{GE}$  also increases (10). Fig. 3




Fig. 7: Measured  $V_{\rm GE}$ ,  $V_{\rm RG}$ , and  $I_{\rm C}$  waveforms in GCS AGD with varied load current ( $I_{\rm L}$ ) from 20 A to 80 A at  $T_{\rm J} = 25$  °C.




Fig. 8: Measured  $V_{GE}$ ,  $V_{RG}$ , and  $I_{C}$  waveforms in GCS AGD with varied load current ( $I_{L}$ ) from 20 A to 80 A at  $T_{J} = 75$  °C.




Fig. 9: Measured  $V_{\rm GE}$ ,  $V_{\rm RG}$ , and  $I_{\rm C}$  waveforms in GCS AGD with varied load current ( $I_{\rm L}$ ) from 20 A to 80 A at  $T_{\rm J}$  = 125 °C.

shows a die photo of GCS AGD IC fabricated with 180-nm BCD process.

# III. MEASURED RESULTS

Figs. 4 and 5 show a circuit schematic and a measurement setup of the double pulse test at 600~V using the developed GCS AGD IC and an IGBT module (FS100R12N2T4, 1200 V, 100

A), respectively.  $R_G$  is 1  $\Omega$ . Note that the role of  $R_G$  in this paper is not to adjust the gate driving strength but to be a sense resistor for  $I_G$  measurement. In this paper, the gate driving strength adjustment is done by digitally controlling  $n_{PMOS}$  in Fig. 2. This IGBT module has a Kelvin emitter pin, but since the purpose of this paper is to demonstrate the effectiveness of the proposal in a 3-pin IGBT, the Kelvin emitter pin is left floating for the




Fig. 10: Measured  $t_2$  vs.  $I_L$  at  $T_J = 25$  °C, 75 °C, and 125 °C.

measurements. Figs. 6 (a) and (b) show timing charts of the conventional single-step gate driving (SGD) and the proposed AGD for comparison, respectively. In SGD,  $n_{PMOS}$  is varied, which emulates a conventional gate driver with varied gate resistance. In AGD,  $(n_1, n_2, n_3)$  are preset to (63, 1, 63), and  $t_1$  and  $t_2$  are automatically determined by GCS.

Figs. 7, 8 and 9 show the measured  $V_{\rm GE}$ ,  $V_{\rm RG}$ , and  $I_{\rm C}$ waveforms in GCS AGD with varied load current (IL) from 20 A to 80 A and with different T<sub>J</sub> from 25 °C to 125 °C, respectively. In Fig. 7 (b), Fig. 8 (b) and Fig. 9 (b), it is clearly observed that  $t_1$  is determined at the intersection of  $V_{RG}$  and  $V_{REFI}$ , and  $t_2$  is determined at the intersection of  $V_{RG}$  and  $V_{REF2}$ . In Figs. 7, 8 and 9, as  $I_L$  increases,  $t_1$  remains constant at the same  $T_J$ , and as  $T_{\rm J}$  becomes higher,  $t_{\rm 1}$  slightly increases because  $I_{\rm G}$  decreases as gate driver IC temperature rises, increasing gate capacitance charging time. On the other hand, Fig. 10 shows the measured  $t_2$ vs.  $I_L$  relationship of the measured results at different  $T_J$ . Because  $t_2$  represented the time that  $I_C$  changes from zero to its peak value,  $t_2$  is automatically changed by GCS AGD for best performance under different conditions. It can be observed that  $t_2$  increases approximately linearly with  $I_L$  at the same  $T_J$ . And for the same  $I_L$ ,  $t_2$  duration increases as  $T_J$  increases, because according to the characteristics of the tested IGBT module,  $I_{\text{OVERSHOOT}}$  increases as  $T_{\text{J}}$  increases. Therefore, the proposed

GCS AGD can automatically extend the time slots ( $t_2$ ) with weak driving strength to suppress the surge current under different  $I_C$  and  $T_J$  conditions.

Figs. 11 (a) to (c) show the measured switching loss ( $E_{LOSS}$ ) vs. the collector current overshoot (IOVERSHOOT) of the conventional SGD and the proposed AGD under nine combinations of conditions including  $I_L = 20 \text{ A}$ , 50 A and 80 A, and  $T_J = 25$  °C, 75 °C and 125 °C. All the trade-off curves of the conventional SGD is measured with varied  $n_{PMOS}$  from 4 to 63. The result points of proposed AGD is marked as colored stars. Because the proposed AGD breaks the trade-off relationship between  $E_{LOSS}$  and  $I_{OVERSHOOT}$  under all conditions by automatically changing  $t_1$  and  $t_2$ , Fig. 11 (a) to (c) clearly show that the proposed AGD is on the lower left side compared to the trade-off curve of the conventional SGD. At  $I_L = 20$  A in Fig. 11 (a), compared with the conventional SGD, the proposed AGD reduces  $E_{LOSS}$  by 16 %, 16 %, and 16 % under  $I_{OVERSHOOT}$ aligned condition and reduces I<sub>OVERSHOOT</sub> by 14 %, 17 %, and 21 % under  $E_{LOSS}$ -aligned condition at  $T_J = 25$  °C, 75 °C, and 125 °C, respectively. At  $I_L = 50$  A in Fig, 11 (b), compared with the conventional SGD, the proposed AGD reduces  $E_{LOSS}$  by 30 %, 26 %, and 29 % under  $I_{\text{OVERSHOOT}}$ -aligned condition and reduces  $I_{\text{OVERSHOOT}}$  by 18 %, 20 %, and 21 % under  $E_{\text{LOSS}}$ aligned condition at  $T_J = 25$  °C, 75 °C, and 125 °C, respectively. At  $I_L = 80$  A in Fig. 11 (c), compared with the conventional SGD, the proposed AGD reduces  $E_{LOSS}$  by 25 %, 22 %, and 26 % under Iovershoot-aligned condition and reduces Iovershoot by 18 %, 14 %, and 17 % under  $E_{LOSS}$ -aligned condition at  $T_{J}$  = 25 °C, 75 °C, and 125 °C, respectively.

In Figs. 11 (a) and (c), Points A1 to D1 and Point A2 to D2 are defined, where Point B1 and B2 are the proposed AGD, Point A1 and A2 are SGD with closest  $I_{OVERSHOOT}$  comparing to Point B1 and B2, and Point C1 and C2 are SGD with the closest  $E_{LOSS}$  comparing to Point B1 and B2. Point D1 and D2 are SGD with  $n_{PMOS} = 63$ , which are equivalent to  $t_2 = 0$  ns in AGD, and thus worth comparing with Point B1 and B2. Figs. 12 (a) to (d) and Figs. 13 (a) to (d) show the measured waveforms of Points A1 to D1 and A2 to D2 in Figs. 11 (a) and (c) at  $I_L = 20$  A,  $T_J = 25$  °C and  $I_L = 80$  A,  $T_J = 125$  °C, respectively. Point B1 in Fig. 12 (b) and Point B2 in Fig 13 (b) clearly demonstrate the time slot ( $t_1$  and  $t_2$ ) change operation of the proposed GCS AGD IC.




Fig. 11: Measured  $E_{LOSS}$  vs.  $I_{OVERSHOOT}$  of conventional SGD and proposed AGD at  $I_L = 20$  A, 50 A, and 80 A and  $T_J = 25$  °C, 75 °C, 125 °C.




Fig. 12: Measured waveforms of Points A1 to D1 in Fig. 11 (a) at  $I_L = 20$  A and  $T_J = 25$  °C.




Fig. 13: Measured waveforms of Points A2 to D2 in Fig. 11 (c) at  $I_L = 80$  A and  $T_J = 125$  °C.

Point A1 and A2 have similar  $I_{\text{OVERSHOOT}}$  as B1 and B2, but the  $I_{\text{C}}$  and  $V_{\text{CE}}$  overlaps are larger. The  $I_{\text{C}}$  and  $V_{\text{CE}}$  overlaps in C1 and C2 are similar as B1 and B2, but the  $I_{\text{OVERSHOOT}}$  is higher. Compared with D1 and D2, the proposed point B1 and B2 greatly reduced the  $I_{\text{OVERSHOOT}}$  and  $dI_{\text{C}}/dt$  for the strong-weak-strong  $I_{\text{G}}$  configuration. As shown in Table I, this paper is the first work achieving sensing only the gate terminal, no restriction on  $R_{\text{G}}$  value, real-time control, and fully integrated on

IC in the closed-loop AGD IC with automatic control of  $I_{\rm G}$  change timing.

## IV. CONCLUSIONS

In this work, the first fully integrated GCS AGD IC is proposed to break the trade-off relationship between  $E_{\rm LOSS}$  and  $I_{\rm OVERSHOOT}$  in real time and without restriction on  $R_{\rm G}$  value. The proposed IC automatically determines the timing of  $I_{\rm G}$  changes

and varies the driving strength in the order of strong-weak-strong to suppress surge current without greatly increasing  $E_{\rm LOSS}$ . For verification, double pulse test experiments are conducted under nine condition combinations with  $I_{\rm L}=20$  A, 50 A and 80 A and  $T_{\rm J}=25$  °C, 75 °C and 125 °C. Compared with the conventional SGD, the results of AGD move to the lower-left corner of the trade-off curve at all conditions. The proposed AGD reduces  $E_{\rm LOSS}$  by 16 %, up to 30 % and up to 26 % under  $I_{\rm OVERSHOOT}$ -aligned condition at 20 A, 50 A and 80 A, respectively. With almost the same  $E_{\rm LOSS}$ , the reduction in  $I_{\rm OVERSHOOT}$  achieves up to 21 %, up to 21 % and up to 18 % at 20 A, 50 A and 80 A, respectively.

#### ACKNOWLEDGMENT

This work was partly supported by NEDO (JPNP21009).

#### REFERENCES

- [1] K. Miyazaki, S. Abe, M. Tsukuda, I. Omura, K. Wada, M. Takamiya, and T. Sakurai, "General-purpose clocked gate driver IC with programmable 63-level drivability to optimize overshoot and energy loss in switching by a simulated annealing algorithm," *IEEE Trans. Ind. Appl.*, vol.53, no.3, pp. 2350—23–57, May-June 2017.
- [2] T. Sai, K. Miyazaki, H. Obara, T. Mannen, K. Wada, I. Omura, M. Takamiya, and T. Sakurai, "Load current and temperature dependent optimization of active gate driving vectors," in *Proc. IEEE Energy Conversion Congress & Exposition*, Sep. 2019, pp. 3292-3297.
- [3] T. Sai, K. Miyazaki, H. Obara, T. Mannen, K. Wada, I. Omura, T. Sakurai, and M. Takamiya, "Stop-and-go gate drive minimizing test cost to find optimum gate driving vectors in digital gate drivers," in *Proc. IEEE Applied Power Electronics Conf. and Expo.*, March 2020, pp. 3096-3101.
- [4] W. J. Zhang, J. Yu, Y. Leng, W. T. Cui, G. Q. Deng, and W. T. Ng, "A segmented gate driver for E-mode GaN HEMTs with simple driving strength pattern control," in *Proc. IEEE Int. Symp. Power Semiconductor. Devices ICs*, Sep. 2020, pp. 102-105.
- [5] R. Katada, K. Hata, Y. Yamauchi, T. -W. Wang, R. Morikawa, C. -H. Wu, T. Sai, P. -H. Chen, and M. Takamiya, "5 V, 300 MSa/s, 6-bit digital gate driver IC for GaN achieving 69 % reduction of switching loss and 60 % reduction of current overshoot," in *Proc. IEEE Int. Symp. Power Semiconductor. Devices ICs*, May 2021, pp. 55-58.
- [6] D. Liu, H. C. P. Dymond, S. J. Hollis, J. Wang, N. McNeill, D. Pamunuwa, and B. H. Stark, "Full custom design of an arbitrary waveform gate driver with 10-GHz waypoint rates for GaN FETs," *IEEE Trans. Power Electron.*, vol. 36, no. 7, pp. 8267-8279, July 2021.
- [7] W. J. Zhang, J. Yu, W. T. Cui, Y. Leng, J. Liang, Y.-T. Hsieh, H.-H. Tsai, Y.-Z. Juang, W.-K. Yeh, and W. T. Ng, "A smart gate driver IC for GaN power HEMTs with dynamic ringing suppression," *IEEE Trans. on Power Electronics*, vol. 36, no. 12, pp. 14119-14132, Dec. 2021.
- [8] K. Horii, K. Hata, R. Wang, W. Saito, and M. Takamiya, "Large current output digital gate driver using half-bridge digital-to-analog converter IC and two power MOSFETs," in *Proc. IEEE Int. Symp. Power* Semiconductor. Devices ICs, May 2022, pp. 293-296.
- [9] V. John, B.-S. Suh, and T. A. Lipo, "High performance active gate drive for high power IGBTs," in *Proc. IEEE Industry Applications Conf.*, Oct. 1998, pp. 1519-1529.
- [10] Y. Sun, L. Sun, A. Esmaeli, and K. Zhao, "A novel three stage drive circuit for IGBT," in *Proc. IEEE Conf. on Industrial Electronics and Applications*, May 2006, pp. 1-6.
- [11] N. Idir, R. Bausiere, and J. J. Franchaud, "Active gate voltage control of turn-on di/dt and turn-off dv/dt in insulated gate transistors," *IEEE Tran.* on Power Electron., vol. 21, no. 4, pp. 849-855, July 2006.
- [12] Z. Wang, X. Shi, L. M. Tolbert, F. Wang, and B. J. Blalock, "A di/dt feedback-based active gate driver for smart switching and fast overcurrent

- protection of IGBT modules," *IEEE Trans. on Power Electron.*, vol. 29, no. 7, pp. 3720-3732, July 2014.
- [13] Y. Lobsiger and J. W. Kolar, "Closed-loop di/dt and dv/dt IGBT gate driver," *IEEE Trans. on Power Electron.*, vol. 30, no. 6, pp. 3402-3417, June 2015.
- [14] F. Zhang, X. Yang, Y. Ren, L. Feng, W. Chen, and Y. Pei, "Advanced active gate drive for switching performance improvement and overvoltage protection of high-power IGBTs," *IEEE Trans. on Power Electron.*, vol. 33, no. 5, pp. 3802-3815, May 2018.
- [15] S. Kawai, T. Ueno, and K. Onizuka, "A 4.5V/ns active slew-rate-controlling gate driver with robust discrete-time feedback technique for 600V super junction MOSFETs," in *Proc. IEEE International Solid-State Circuits Conf.*, Feb. 2019, pp. 252-254.
- [16] Y. Wen, Y. Yang, and Y. Gao, "Active gate driver for improving current sharing performance of paralleled high-power SiC MOSFET modules," *IEEE Trans. on Power Electron.*, vol. 36, no. 2, pp. 1491-1505, Feb. 2021.
- [17] Y. Ling, Z. Zhao, and Y. Zhu, "A self-regulating gate driver for high-power IGBTs," *IEEE Trans. on Power Electron.*, vol. 36, no. 3, pp. 3450-3461, March 2021.
- [18] E. Raviola and F. Fiori, "Experimental investigations on the tuning of active gate drivers under load current variations," in *Proc. International* Conf. on Applied Electronics, Sep. 2021, pp. 1-4.
- [19] M. Sayed, S. Araujo, F. Carraro, and R. Kennel, "Investigation of gate current shaping for SiC-based power modules on electrical drive system power losses," in *Proc. European Conf. on Power Electronics and Applications*, Sep. 2021, pp. 1-10.
- [20] J. Zhu, D. Yan, S. Yu, W. Sun, G. Shi, S. Liu, S. Zhang, "A 600V GaN active gate driver with dynamic feedback delay compensation technique achieving 22.5% turn-on energy saving," in *Proc. IEEE International Solid-State Circuits Conf.*, Feb. 2021, pp. 462-464.
- [21] D. Han, S. Kim, X. Dong, H. Li, J. Moon, Y. Li, and F. Peng, "An integrated multi-level active gate driver for SiC power modules," in *Proc. IEEE Transportation Electrification Conf. & Expo.*, June 2022, pp. 727-732.
- [22] W. T. Cui, W. J. Zhang, J. Y. Liang, H. Nishio, H. Sumida, H. Nakajima, Y. Hsieh, H. Tsai, Y. Juang, W. Yeh, and W. T. Ng, "A dynamic gate driver IC with automated pattern optimization for SiC power MOSFETs," in *Proc. IEEE International Symposium on Power Semiconductor Devices and ICs*, May 2022, pp. 33-36.
- [23] S. Yu, G. Shi, T. Wu, J. Zhu, L. Zhang, and W. Sun, "A 400-V half bridge gate driver for normallyoff GaN HEMTs with effective dv/dt control and high dv/dt immunity," *IEEE Trans. Ind. Electron.*, vol. 70, no. 1, pp. 741– 751, 2023.
- [24] D. Zhang, K. Horii, K. Hata, and M. Takamiya, "Digital gate driver IC with fully integrated automatic timing control function in stop-and-go gate drive for IGBTs," in 2023 IEEE Applied Power Electronics Conference and Exposition (APEC), 2023, pp. 1225–1231.
- [25] D. Zhang, K. Horii, K. Hata, and M. Takamiya, "Digital gate driver IC with real-time gate current change by sensing drain current to cope with operating condition variations of SiC MOSFET," in 2023 11th International Conference on Power Electronics and ECCE Asia (ICPE 2023 ECCE Asia), 2023, pp. 374–380.
- [26] R. Lai, Y. Yang, Y. Dai, J. Wu, Y. Shi, Z. Zhou, B. Zhang, H. Li, and X. Peng, "A quad-slope smart gate driver with mixed-signal auto-timing technique for power devices segment control," in 2024 36th International Symposium on Power Semiconductor Devices and ICs (ISPSD), 2024, pp. 347–350.
- [27] C.-W. Kuo, T.-W. Wang, H.-C. Kuo, C.-C. Tu, and P.-H. Chen, "Closed-loop gate-sensing active driver IC with adaptive delay compensation technique for silicon carbide power MOSFETs," in 2024 36th International Symposium on Power Semiconductor Devices and ICs (ISPSD), 2024, pp. 462–465.
- [28] T.-W. Wang, L.-C. Chen, M. Takamiya, and P.-H. Chen, "Active gate driver IC integrating gate voltage sensing technique for SiC MOSFETs," *IEEE Trans. Power Electron.*, vol. 39, no. 7, pp. 8562–8571, 2024.